Methods of forming metal interconnections of semiconductor devices by treating a barrier metal layer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7384866
APP PUB NO 20050179141A1
SERIAL NO

11095006

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A metal interconnection of a semiconductor device is fabricated by forming a dielectric pattern including a hole therein on a substrate, and forming a barrier metal layer in the hole and on the dielectric layer pattern outside the hole. At least some of the barrier metal layer is oxidized. An anti-nucleation layer is selectively formed on the oxidized barrier metal layer outside the hole that exposes the oxidized barrier metal layer in the hole. A metal layer then is selectively formed on the exposed oxidized barrier layer in the hole.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SAMSUNG ELECTRONICS CO LTD129 SAMSUNG-RO YEONGTONG-GU SUWON-SI GYEONGGI-DO 16677 16677

International Classification(s)

  • No Non-US Classification to display

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Choi, Gil-heyun Kyungki-do, KR 215 5766
Kim, Byung-hee Seoul, KR 109 1831
Lee, Jong-myeong Kyungki-do, KR 79 682
Seo, Jung-hun Gangwon-do, KR 46 286
Yang, Seung-gil Kyungki-do, KR 9 38
Yun, Ju-young Seoul, KR 9 40

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • No Patent Citation Ranking to display

Forward Cite Landscape

Load Citation