Thin film transistors and semiconductor constructions

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7385222
SERIAL NO

11021651

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of forming a thin film transistor relative to a substrate includes, a) providing a thin film transistor layer of polycrystalline material on a substrate, the polycrystalline material comprising grain boundaries; b) providing a fluorine containing layer adjacent the polycrystalline thin film layer; c) annealing the fluorine containing layer at a temperature and for a time period which in combination are effective to drive fluorine from the fluorine containing layer into the polycrystalline thin film layer and incorporate fluorine within the grain boundaries to passivate said grain boundaries; and d) providing a transistor gate operatively adjacent the thin film transistor layer. The thin film transistor can be fabricated to be bottom gated or top gated. A buffering layer can be provided intermediate the thin film transistor layer and the fluorine containing layer, with the buffering layer being transmissive of fluorine from the fluorine containing layer during the annealing. Preferably, the annealing temperature is both sufficiently high to drive fluorine from the fluorine containing layer into the polycrystalline thin film layer and incorporate fluorine within the grain boundaries to passivate said grain boundaries, but sufficiently low to prevent chemical reaction of the fluorine containing layer with the polycrystalline thin film layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • MICRON TECHNOLOGY, INC.

International Classification(s)

  • Non-US Classification not provided for expired patents

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Batra, Shubneesh Boise, ID 91 1653
Fazan, Pierre C Boise, ID 145 4238
Sandhu, Gurtej S Boise, ID 1216 32319

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • Citation Ranking not provided for expired patents

Forward Cite Landscape

Load Citation