Method and apparatus for connecting a massively parallel processor array to a memory array in a bit serial manner

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7386689
APP PUB NO 20050262288A1
SERIAL NO

11121172

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for connecting the processor array of an MPP array to a memory such that data conversion by software is not necessary, and the data can be directly stored in either a normal mode or vertical mode in the memory is disclosed. A connection circuit is provided in which multiple PEs share their connections to multiple data bits in the memory array. Each PE is associated with a plurality of memory buffer registers, which stores data read from (or to be written to) one or two memory data bits. In horizontal (normal) mode connection the memory bits are selected so that all the bits of a given byte are stored in the same PE, i.e., each set of buffer registers associated with a respective PE contains one byte as seen by an external device. In vertical (bit serial) mode, each set of buffer registers contains the successive bits at successive locations in the memory corresponding to that PEs position in the memory word. The selection is achieved utilizing a multiplexer on the input to the register and a pair of tri-state drivers which drive each data line.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
U S BANK NATIONAL ASSOCIATION AS COLLATERAL AGENT100 WALL STREET SUITE 1600 NEW YORK NY 10005

International Classification(s)

  • No Non-US Classification to display

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kirsch, Graham Hants, GB 68 865

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • No Patent Citation Ranking to display

Forward Cite Landscape

Load Citation