
US Patent No: 7,406,584
Number of patents in Portfolio can not be more than 2000
IC comprising network of microprocessors communicating data messages along asynchronous channel segments using ports including validity and accept signal registers and with split / join capability
Stats
-
Jul 29, 2008
Issued date -
Aug 21, 2006
filing date -
11/466,083
serial no -
In Force
status
Importance
Abstract
Embodiments of the invention are directed to a communication network on an integrated circuit for a number of interconnected microprocessors. The network is made from a number of sending nodes and receiving nodes each coupled by a communication channel. Individual communication channels operate at individually controllable clock speeds. Data messages sent between nodes pass at the speed of the communication channels. These data messages are sent by a sending port that includes registers for storing data and registers for protocol signals that control the timing and movement of the data. Data crosses clock boundaries without data loss. At least some of the microprocessors include fork functions that output a data stream to more than one output port. Similarly, at least some of the microprocessors include join functions that can create a single data stream from inputs from more than one input port.
First Claim
Related Publications
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 6,230,307 System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects | 184 | 1998 | |
| 6,292,925 Context-sensitive self implementing modules | 55 | 1998 | |
| 6,467,009 Configurable processor system unit | 153 | 1998 | |
| 6,654,889 Method and apparatus for protecting proprietary configuration data for programmable logic devices | 46 | 1999 | |
| 6,877,150 Method of transforming software language constructs to functional hardware equivalents | 26 | 2002 | |
|
|
|||
| 6,775,766 Methods and apparatus to dynamically reconfigure the instruction pipeline of an indirect very long instruction word scalable processor | 7 | 2001 | |
| 6,836,839 Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements | 98 | 2001 | |
| 6,795,909 Methods and apparatus for ManArray PE-PE switch control | 7 | 2002 | |
| 6,769,056 Methods and apparatus for manifold array processing | 11 | 2002 | |
|
|
|||
| 6,263,422 Pipeline processing machine with interactive stages operable in response to tokens and system and methods relating thereto | 20 | 1995 | |
| 6,435,737 Data pipeline system and data encoding method | 22 | 1995 | |
| 5,907,692 Data pipeline system and data encoding method | 11 | 1997 | |
| 6,112,017 Pipeline processing machine having a plurality of reconfigurable processing stages interconnected by a two-wire interface bus | 18 | 1997 | |
|
|
|||
| 6,477,683 Automated processor generation system for designing a configurable processor and method for the same | 206 | 1999 | |
| 6,701,515 System and method for dynamically designing and evaluating configurable processor instructions | 32 | 1999 | |
| 6,477,697 ADDING COMPLEX INSTRUCTION EXTENSIONS DEFINED IN A STANDARDIZED LANGUAGE TO A MICROPROCESSOR DESIGN TO PRODUCE A CONFIGURABLE DEFINITION OF A TARGET INSTRUCTION SET, AND HDL DESCRIPTION OF CIRCUITRY NECESSARY TO IMPLEMENT THE INSTRUCTION SET, AND DEVELOPMENT AND VERIFICATION TOOLS FOR THE INSTRUCTION SET | 38 | 1999 | |
| 6,763,327 Abstraction of configurable processor functionality for operating systems portability | 44 | 2000 | |
|
|
|||
| 5,870,588 Design environment and a design method for hardware/software co-design | 144 | 1996 | |
| 6,233,540 Design environment and a method for generating an implementable description of a digital system | 47 | 1998 | |
| 6,606,588 Design apparatus and a method for generating an implementable description of a digital system | 46 | 1999 | |
|
|
|||
| 5,867,399 System and method for creating and validating structural description of electronic system from higher-level and behavior-oriented description | 133 | 1997 | |
| 6,078,962 Bi-directional asynchronous transfer scheme using a single handshake | 6 | 1997 | |
|
|
|||
| 6,370,681 COMPUTER SYSTEM AND COMPUTER IMPLEMENTED PROCESS FOR REPRESENTING SOFTWARE SYSTEM DESCRIPTIONS AND FOR GENERATING EXECUTABLE COMPUTER PROGRAMS AND COMPUTER SYSTEM CONFIGURATIONS FROM SOFTWARE SYSTEM DESCRIPTIONS | 76 | 1997 | |
| 6,597,664 Digital circuit synthesis system | 15 | 1999 | |
|
|
|||
| 6,145,073 Data flow integrated circuit architecture | 28 | 1998 | |
| 6,889,310 Multithreaded data/context flow processing architecture | 14 | 2001 | |
|
|
|||
| 6,075,935 Method of generating application specific integrated circuits using a programmable hardware architecture | 28 | 1997 | |
| 6,484,304 Method of generating application specific integrated circuits using a programmable hardware architecture | 13 | 2000 | |
|
|
|||
| 6,598,177 Monitoring error conditions in an integrated circuit | 28 | 1999 | |
| 6,763,034 Connection ports for interconnecting modules in an integrated circuit | 8 | 1999 | |
|
|
|||
| 6,633,181 Multi-scale programmable array | 68 | 1999 | |
| 6,857,110 Design methodology for merging programmable logic into a custom IC | 66 | 2002 | |
|
|
|||
| 6,025,853 Integrated graphics subsystem with message-passing architecture | 69 | 1995 | |
|
|
|||
| 6,105,083 Apparatus and method for controlling transfer of data between and processing of data by interconnected data processing elements | 19 | 1997 | |
|
|
|||
| 6,847,686 Video encoding device | 15 | 2001 | |
|
|
|||
| 6,044,211 Method for graphically representing a digital device as a behavioral description with data and control flow elements, and for converting the behavioral description to a structural description | 91 | 1994 | |
|
|
|||
| 6,138,228 Protocol and bus link system between components of a micro-controller | 7 | 1998 | |
|
|
|||
| 6,765,407 Digital configurable macro architecture | 41 | 2002 | |
|
|
|||
| 5,778,059 Distributed predictive and event-driven processing environment | 27 | 1996 | |
|
|
|||
| 2004/0001,296 Integrated circuit, system development method, and data processing method | 8 | 2003 | |
|
|
|||
| 2004/0193,763 Inter-bus communication interface device and data security device | 6 | 2004 | |
|
|
|||
| 6,795,882 High speed asynchronous bus for an integrated circuit | 5 | 2001 | |
|
|
|||
| 6,507,947 Programmatic synthesis of processor element arrays | 135 | 1999 | |
|
|
|||
| 2001/0025,363 Designer configurable multi-processor system | 14 | 2001 | |
|
|
|||
| 6,298,472 Behavioral silicon construct architecture and mapping | 112 | 1999 | |
|
|
|||
| 6,826,674 Program product and data processor | 18 | 2001 | |
|
|
|||
| 7,080,183 Reprogrammable apparatus supporting the processing of a digital signal stream and method | 4 | 2000 | |
|
|
|||
| 6,653,859 Heterogeneous integrated circuit with reconfigurable logic cores | 40 | 2002 | |
|
|
|||
| 6,289,488 Hardware-software co-synthesis of hierarchical heterogeneous distributed embedded systems | 75 | 1998 | |
|
|
|||
| 6,353,841 Reconfigurable processor devices | 108 | 1998 | |
|
|
|||
| 6,473,769 Property linking in object-oriented computing environments | 10 | 1999 | |
|
|
|||
| 2005/0076,187 Processor architecture | 13 | 2003 | |
|
|
|||
| 6,092,174 Dynamically reconfigurable distributed integrated circuit processor and method | 110 | 1998 | |
|
|
|||
| 7,139,985 Development system for an integrated circuit having standardized hardware objects | 10 | 2004 | |
|
|
|||
| 6,330,659 Hardware accelerator for an object-oriented programming language | 73 | 1997 | |
|
|
|||
| 6,816,562 Silicon object array with unidirectional segmented bus architecture | 18 | 2003 | |
|
|
|||
| 2002/0129,340 Reconfigurable isomorphic software representations | 14 | 2001 | |
|
|
|||
| 6,150,807 Integrated circuit architecture having an array of test cells providing full controllability for automatic circuit verification | 10 | 1999 | |
|
|
|||
| 6,658,005 Hybrid ARQ method for packet data transmission | 21 | 2001 | |
|
|
|||
| 6,553,395 Reconfigurable processor devices | 45 | 2001 | |
|
|
|||
| 2004/0078,548 Processor architecture | 40 | 2003 | |
|
|
|||
| 6,762,630 Integrated circuit having a synchronous and an asynchronous circuit and method for operating such an integrated circuit | 8 | 2001 | |
|
|
|||
| 2003/0054,774 Method and system for managing hardware resources to implement system acquisition usingan adaptive computing architecture | 7 | 2001 | |
|
|
|||
| 6,483,343 Configurable computational unit embedded in a programmable device | 157 | 2000 | |
|
|
|||
| 2004/0243,984 Data processing method | 19 | 2004 | |
|
|
|||
| 4,914,574 Data transmission apparatus having cascaded data processing modules for daisy chain data transfer | 44 | 1988 | |
|
|
|||
| 2003/0056,084 Object orientated heterogeneous multi-processor platform | 20 | 2002 | |
|
|
|||
| 5,404,428 Method and system for updating derived items in a view model which includes multiple coordinate systems | 20 | 1993 | |
|
|
|||
| 2003/0229,482 Apparatus and method for managing integrated circuit designs | 50 | 2003 | |
|
|
|||
| 5,745,124 Method and system for data translation | 9 | 1996 | |
|
|
|||
| 6,850,092 Low latency FIFO circuits for mixed asynchronous and synchronous systems | 21 | 2001 | |
|
|
|||
| 6,622,233 Hypercomputer | 29 | 2000 | |
|
|
|||
| 6,308,229 System for facilitating interfacing between multiple non-synchronous systems utilizing an asynchronous FIFO that uses asynchronous logic | 29 | 2000 | |
|
|
|||
| 6,112,304 Distributed computing architecture | 106 | 1997 | |
Patent Citation Ranking
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Jan 29, 2016 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Jan 29, 2020 |
| Fee | Large entity fee | small entity fee | micro entity fee |
|---|---|---|---|
| Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
| Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |