Clock tree layout method for semiconductor integrated circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7409657
APP PUB NO 20070079262A1
SERIAL NO

11243189

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

By executing the steps of sequentially retrieving buffers on a clock tree from a clock source to input pins of the cells other than the buffers and recognizing the buffer retrieved, organizing a group of the buffers recognized on the clock tree into an instance as a hierarchical block and extracting the hierarchical block as a net list, the part constituting the buffers on the clock tree once designed is organized in the hierarchical block and the hierarchical block are saved as the net list as well as the physical arrangement information of an individual buffer. After the circuit modification or net list change have been made, the hierarchical block previously saved is inserted into the net list, and the hierarchical levels are developed after automated arrangement to reproduce the physic arrangement information of the clock tree.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Miya, Shigeo Sagamihara, JP 2 3

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation