Semiconductor memory device and refresh method for the same

Number of patents in Portfolio can not be more than 2000

United States of America

PATENT NO 7414910
SERIAL NO

11812420

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A refresh method for a semiconductor memory device features high noise resistance, lower power consumption, and lower cost. All word lines of one or more memory cell blocks that have not been selected in a self refresh mode are controlled to have a floating potential substantially at ground level. Even when a word line and a bit line are short-circuited, this control prevents destruction of memory cell information, which may be caused by noise, and also prevents generation of leakage current. A fuse, etc., for preventing generation of leakage current is unnecessary, so that lower cost is realized.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • FUJITSU MICROELECTRONICS LIMITED;FUJITSU LIMITED (KAWASAKI, JP)

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kawamoto, Satoru Kasugai, JP 59 833
Nakagawa, Yuji Kasugai, JP 93 444
Sato, Hajime Kasugai, JP 184 3101

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation