US Patent No: 7,415,404
Number of patents in Portfolio can not be more than 2000
Method and apparatus for generating a sequence of clock signals
Stats
-
Aug 19, 2008
Issued date -
Jul 15, 2005
filing date -
11/182,965
serial no -
In Force
status
Importance
Loading Importance Indicators...
Abstract
A clock generator circuit generates a sequence of clock signals equally phased from each other from a master clock signal. The clock generator is formed by inner and outer delay-locked loops. The inner delay-locked loop includes a voltage controlled delay line that delays a reference clock applied to its input by a plurality of respective delays. Two of the clock signals in the sequence are applied to a phase detector so that the signals at the outputs of the delay line have predetermined phases relative to each other. The outer delay-locked loop is formed by a voltage controlled delay circuit that delays the command clock by a voltage controlled delay to provide the reference clock to the delay line of the inner delay-locked loop. The outer delay-locked loop also includes a phase detector that compares the command clock to one of the clock signals in the sequence generated by the delay line. The outer delay-locked loop thus locks one of the clock signals in the sequence to the command clock. As a result, all of the clock signals in the sequence generated by the delay line have respective predetermined phases relative to the phase of the command clock. One of the clock signals in the sequence is selected by a multiplexer to clock a command data latch at a time corresponding to the delay in coupling a command data bit to the latch.
Loading the Abstract Image...
First Claim
Related Publications
Loading Related Publications...
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 5,276,642 Method for performing a split read/write operation in a dynamic random access memory | 103 | 1991 | |
| 5,544,124 Optimization circuitry and control for a synchronous memory device with programmable latency period | 109 | 1995 | |
| 5,636,173 Auto-precharge during bank selection | 169 | 1995 | |
| 5,692,165 Memory controller with low skew control signal | 162 | 1995 | |
| 5,627,791 Multiple bank memory with auto refresh to specified bank | 188 | 1996 | |
| 6,115,318 Clock vernier adjustment | 71 | 1996 | |
| 5,852,378 Low-skew differential signal converter | 105 | 1997 | |
| 5,920,518 Synchronous clock generator including delay-locked loop | 112 | 1997 | |
| 5,940,608 Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal | 110 | 1997 | |
| 5,831,929 Memory device with staggered data paths | 172 | 1997 | |
| 6,484,244 Method and system for storing and processing multiple memory commands | 26 | 1997 | |
| 6,005,823 Memory device with pipelined column address path | 60 | 1997 | |
| 6,173,432 Method and apparatus for generating a sequence of clock signals | 92 | 1997 | |
| 5,953,284 Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same | 82 | 1997 | |
| 6,011,732 Synchronous clock generator including a compound delay-locked loop | 201 | 1997 | |
| 5,926,047 Synchronous clock generator including a delay-locked loop signal loss detector | 67 | 1997 | |
| 5,940,609 Synchronous clock generator including a false lock detector | 97 | 1997 | |
| 6,101,197 Method and apparatus for adjusting the timing of signals over fine and coarse ranges | 134 | 1997 | |
| 6,269,451 Method and apparatus for adjusting data timing by delaying clock signal | 43 | 1998 | |
| 6,016,282 Clock vernier adjustment | 216 | 1998 | |
| 6,338,127 Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same | 59 | 1998 | |
| 6,029,250 Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same | 319 | 1998 | |
| 6,026,050 Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same | 146 | 1999 | |
| 6,119,242 Synchronous clock generator including a false lock detector | 33 | 1999 | |
| 6,378,079 Computer system having memory device with adjustable data clocking | 67 | 2000 | |
| 6,327,196 Synchronous memory device having an adjustable data clocking circuit | 53 | 2000 | |
| 6,499,111 Apparatus for adjusting delay of a clock signal relative to a data signal | 42 | 2001 | |
| 6,665,222 Synchronous dynamic random access memory device | 48 | 2003 | |
|
|
|||
| 5,243,703 Apparatus for synchronously generating clock signals in a data processing system | 354 | 1992 | |
| 5,473,575 Integrated circuit I/O using a high performance bus interface | 110 | 1992 | |
| 5,355,391 High speed bus system | 307 | 1992 | |
| 5,390,308 Method and apparatus for address mapping of dynamic random access memory | 156 | 1992 | |
| 5,254,883 Electrical current source circuitry for a bus | 336 | 1992 | |
| 5,268,639 Testing timing parameters of high speed integrated circuit devices | 115 | 1992 | |
| 5,337,285 Method and apparatus for power control in devices | 138 | 1993 | |
| 5,451,898 Bias circuit and differential amplifier having stabilized output swing | 127 | 1993 | |
| 5,432,823 Method and circuitry for minimizing clock-data skew in a bus system | 330 | 1994 | |
| 5,430,676 Dynamic random access memory system | 113 | 1994 | |
| 5,513,327 Integrated circuit I/O using a high performance bus interface | 198 | 1994 | |
| 5,485,490 Method and circuitry for clock synchronization | 234 | 1994 | |
| 5,446,696 Method and apparatus for implementing refresh in a synchronous DRAM system | 120 | 1994 | |
| 5,578,940 Modular bus with single or double parallel termination | 151 | 1995 | |
| 5,488,321 Static high speed comparator | 103 | 1995 | |
| 5,621,340 Differential comparator for amplifying small swing signals to a full swing output | 104 | 1995 | |
| 5,614,855 Delay-locked loop | 274 | 1995 | |
| 5,657,481 Memory device with a phase locked loop circuitry | 110 | 1996 | |
| 6,125,157 Delay-locked loop circuitry for clock delay adjustment | 183 | 1997 | |
| 6,101,152 Method of operating a synchronous memory device | 115 | 1998 | |
| 6,067,592 System having a synchronous memory device | 59 | 1999 | |
|
|
|||
| 4,958,088 Low power three-stage CMOS input buffer with controlled switching | 113 | 1989 | |
| 5,165,046 High speed CMOS driver circuit | 179 | 1990 | |
| 5,128,563 CMOS bootstrapped output driver method and circuit | 111 | 1990 | |
| 5,150,186 CMOS output pull-up driver | 120 | 1991 | |
| 5,128,560 Boosted supply output driver circuit for driving an all N-channel output stage | 202 | 1991 | |
| 5,278,460 Voltage compensating CMOS input buffer | 132 | 1992 | |
| 5,274,276 Output driver circuit comprising a programmable circuit for determining the potential at the output node and the method of implementing the circuit | 143 | 1992 | |
| 5,311,481 Wordline driver circuit having a directly gated pull-down device | 111 | 1992 | |
| 5,347,179 Inverting output driver circuit for reducing electron injection into the substrate | 111 | 1993 | |
| 5,506,814 Video random access memory device and method implementing independent two WE nibble control | 98 | 1993 | |
| 5,361,002 Voltage compensating CMOS input buffer | 125 | 1993 | |
| 5,400,283 RAM row decode circuitry that utilizes a precharge circuit that is deactivated by a feedback from an activated word line driver | 98 | 1993 | |
| 5,555,429 Multiport RAM based multiprocessor | 50 | 1995 | |
| 5,508,638 Low current redundancy fuse assembly | 115 | 1995 | |
| 5,578,941 Voltage compensating CMOS input buffer circuit | 107 | 1995 | |
| 5,657,289 Expandable data width SAM for a multiport RAM | 55 | 1995 | |
| 5,805,931 Programmable bandwidth I/O port and a communication interface using the same port having a plurality of serial access memories capable of being configured for a variety of protocols | 51 | 1996 | |
| 5,574,698 Ram row decode circuitry that utilizes a precharge circuit that is deactivated by a feedback from an activated word line driver | 99 | 1996 | |
| 6,438,043 Adjustable I/O timing from externally applied voltage | 35 | 1998 | |
|
|
|||
| 4,638,451 Microprocessor system with programmable interface | 69 | 1983 | |
| 4,687,951 Fuse link for varying chip operating parameters | 79 | 1984 | |
| 4,979,185 High speed serial data link | 36 | 1989 | |
| 5,220,208 Circuitry and method for controlling current in an electronic circuit | 107 | 1991 | |
| 5,430,408 Transmission gate circuit | 57 | 1994 | |
| 5,544,203 Fine resolution digital delay line with coarse and fine adjustment stages | 165 | 1994 | |
| 5,576,645 Sample and hold flip-flop for CMOS logic | 94 | 1995 | |
| 5,572,722 Time skewing arrangement for operating random access memory in synchronism with a data processor | 71 | 1995 | |
| 5,841,707 Apparatus and method for a programmable interval timing generator in a semiconductor memory | 70 | 1996 | |
|
|
|||
| 5,410,263 Delay line loop for on-chip clock synthesis with zero skew and 50% duty cycle | 98 | 1993 | |
| 5,497,355 Synchronous address latching for memory arrays | 48 | 1994 | |
| 5,489,864 Delay interpolation circuitry | 75 | 1995 | |
| 5,621,690 Nonvolatile memory blocking architecture and redundancy | 136 | 1995 | |
| 5,652,530 Method and apparatus for reducing clock-data skew by clock shifting | 70 | 1995 | |
| 5,621,739 Method and apparatus for buffer self-test and characterization | 111 | 1996 | |
| 5,990,719 Adaptive filtering scheme for sampling phase relations of clock networks | 50 | 1997 | |
| 6,298,450 Detecting states of signals | 37 | 1999 | |
|
|
|||
| 5,020,023 Automatic vernier synchronization of skewed data streams | 68 | 1989 | |
| 5,272,729 Clock signal latency elimination network | 98 | 1991 | |
| 5,557,224 Apparatus and method for generating a phase-controlled clock signal | 50 | 1994 | |
| 5,577,236 Memory controller for reading data from synchronous RAM | 150 | 1994 | |
| 5,568,075 Timing signal generator | 62 | 1995 | |
| 5,673,005 Time standard circuit with delay line oscillator | 38 | 1995 | |
| 5,712,580 Linear phase detector for half-speed quadrature clocking architecture | 77 | 1996 | |
|
|
|||
| 4,953,128 Variable delay circuit for delaying input data | 131 | 1987 | |
| 5,313,431 Multiport semiconductor memory device | 75 | 1992 | |
| 5,552,727 Digital phase locked loop circuit | 81 | 1994 | |
| 5,568,077 Latch circuit | 89 | 1995 | |
| 5,668,774 Dynamic semiconductor memory device having fast operation mode and operating with low current consumption | 65 | 1996 | |
| 5,666,313 Semiconductor memory device with complete inhibition of boosting of word line drive signal and method thereof | 25 | 1996 | |
| 5,708,611 Synchronous semiconductor memory device | 86 | 1997 | |
|
|
|||
| 4,508,983 MOS Analog switch driven by complementary, minimally skewed clock signals | 58 | 1983 | |
| 4,573,017 Unitary phase and frequency adjust network for a multiple frequency digital phase locked loop | 62 | 1984 | |
| 4,893,087 Low voltage and low power frequency synthesizer | 94 | 1988 | |
| 5,256,989 Lock detection for a phase lock loop | 75 | 1991 | |
| 5,428,317 Phase locked loop with low power feedback path and method of operation | 53 | 1994 | |
| 5,623,523 Method and apparatus for increasing voltage in a charge pump used in a phase locked loop | 22 | 1994 | |
| 5,610,558 Controlled tracking of oscillators in a circuit with multiple frequency sensitive elements | 38 | 1995 | |
|
|
|||
| 4,902,986 Phased locked loop to provide precise frequency and phase tracking of two signals | 85 | 1989 | |
| 5,075,569 Output device circuit and method to minimize impedance fluctuations during crossover | 77 | 1990 | |
| 5,712,883 Clock signal distribution system | 59 | 1996 | |
| 6,105,157 Salphasic timing calibration system for an integrated circuit tester | 60 | 1998 | |
|
|
|||
| 5,668,763 Semiconductor memory for increasing the number of half good memories by selecting and using good memory blocks | 108 | 1996 | |
| 5,740,123 Semiconductor integrated circuit for changing pulse width according to frequency of external signal | 72 | 1997 | |
| 6,147,905 Non-volatile semiconductor memory device | 44 | 1999 | |
| 6,147,916 Semiconductor memory device with precharge voltage correction circuit | 56 | 1999 | |
|
|
|||
| 5,233,564 Multiport memory with test signal generating circuit controlling data transfer from RAM port to SAM port | 48 | 1991 | |
| 5,675,274 Semiconductor clock signal generation circuit | 69 | 1995 | |
| 5,774,699 System controller for controlling switching operations of various operation clocks for CPU, DRAM, and the like | 46 | 1996 | |
| 5,926,436 Semiconductor memory device | 51 | 1998 | |
|
|
|||
| 5,283,631 Programmable capacitance delay element having inverters controlled by adjustable voltage to offset temperature and voltage supply variations | 107 | 1991 | |
| 5,473,639 Clock recovery apparatus with means for sensing an out of lock condition | 66 | 1993 | |
| 5,581,197 Method of programming a desired source resistance for a driver stage | 113 | 1995 | |
|
|
|||
| 5,638,335 Semiconductor device | 89 | 1996 | |
| 5,781,499 Semiconductor memory device | 53 | 1996 | |
| 5,768,177 Controlled delay circuit for use in synchronized semiconductor memory | 61 | 1997 | |
|
|
|||
| 4,727,541 Hierarchical data transmission system | 83 | 1985 | |
| 5,675,588 Testing apparatus for transmission system | 49 | 1995 | |
| 5,889,828 Clock reproduction circuit and elements used in the same | 32 | 1996 | |
|
|
|||
| 4,746,996 Skew error correction circuit for video signal reproducing apparatus | 35 | 1985 | |
| 5,281,865 Flip-flop circuit | 121 | 1991 | |
| 5,794,020 Data transfer apparatus fetching reception data at maximum margin of timing | 59 | 1996 | |
|
|
|||
| 5,831,545 Method and apparatus for adjusting a communication strategy in a radio communication system using location | 62 | 1995 | |
| 5,644,743 Hybrid analog-digital phase error detector | 15 | 1995 | |
| 5,822,314 Communications system and method of operation | 64 | 1996 | |
|
|
|||
| 4,984,255 Edge transition insensitive delay line system and method | 63 | 1989 | |
| 5,304,952 Lock sensor circuit and method for phase lock loop circuits | 55 | 1993 | |
| 6,285,726 10/100 mb clock recovery architecture for switches, repeaters and multi-physical layer ports | 58 | 1998 | |
|
|
|||
| 5,572,557 Semiconductor integrated circuit device including PLL circuit | 63 | 1994 | |
| 5,764,092 Delay clock generator for generating a plurality of delay clocks delaying the basic clock | 61 | 1996 | |
| 5,631,872 Low power consumption semiconductor dynamic random access memory device by reusing residual electric charge on bit line pairs | 92 | 1996 | |
|
|
|||
| 5,315,269 Phase-locked loop | 58 | 1992 | |
| 5,563,546 Selector circuit selecting and outputting voltage applied to one of first and second terminal in response to voltage level applied to first terminal | 63 | 1994 | |
| 5,424,687 PLL frequency synthesizer and PLL frequency synthesizing method capable of obtaining high-speed lock-up and highly-reliable oscillation | 52 | 1994 | |
|
|
|||
| 5,311,483 Synchronous type semiconductor memory | 154 | 1993 | |
| 5,646,904 Semicoductor memory with a timing controlled for receiving data at a semiconductor memory module to be accessed | 74 | 1995 | |
| 5,751,665 Clock distributing circuit | 92 | 1996 | |
|
|
|||
| 5,420,544 Semiconductor integrated circuit, method of designing the same and method of manufacturing the same | 135 | 1993 | |
| 5,444,667 Semiconductor synchronous memory device having input circuit for producing constant main control signal operative to allow timing generator to latch command signals | 114 | 1994 | |
| 5,636,163 Random access memory with a plurality amplifier groups for reading and writing in normal and test modes | 92 | 1996 | |
|
|
|||
| 5,289,580 Programmable multiple I/O interface controller | 148 | 1991 | |
| 5,898,242 Self-calibrating clock circuit employing a continuously variable delay module in a feedback loop | 45 | 1993 | |
| 5,594,690 Integrated circuit memory having high speed and low power by selectively coupling compensation components to a pulse generator | 62 | 1995 | |
|
|
|||
| 5,233,314 Integrated charge-pump phase-locked loop circuit | 123 | 1992 | |
| 5,964,884 Self-timed pulse control circuit | 57 | 1997 | |
|
|
|||
| 5,440,260 Variable delay circuit | 99 | 1994 | |
| 6,253,360 Timing generator | 26 | 1999 | |
|
|
|||
| 5,402,389 Synchronous memory having parallel output data paths | 96 | 1994 | |
| 5,440,514 Write control for a memory using a delay locked loop | 117 | 1994 | |
|
|
|||
| 4,603,320 Connector interface | 86 | 1983 | |
| 4,972,470 Programmable connector | 206 | 1987 | |
|
|
|||
| 5,122,690 Interface circuits including driver circuits with switching noise reduction | 164 | 1990 | |
| 5,168,199 Horizontal linearity correction circuitry for cathode ray tube display | 28 | 1991 | |
|
|
|||
| 5,953,386 High speed clock recovery circuit using complimentary dividers | 58 | 1996 | |
| 5,872,959 Method and apparatus for parallel high speed data transfer | 72 | 1996 | |
|
|
|||
| 5,946,244 Delay-locked loop with binary-coupled capacitor | 121 | 1997 | |
| 6,262,921 Delay-locked loop with binary-coupled capacitor | 46 | 2000 | |
|
|
|||
| 5,898,674 System and method for performing non-disruptive diagnostics through a frame relay circuit | 74 | 1997 | |
| 6,038,219 User-configurable frame relay network | 102 | 1997 | |
|
|
|||
| 5,062,082 Semiconductor memory device with delay in address predecoder circuit independent from ATD | 45 | 1991 | |
| 5,812,619 Digital phase lock loop and system for digital clock recovery | 71 | 1996 | |
|
|
|||
| 5,428,311 Fuse circuitry to control the propagation delay of an IC | 109 | 1993 | |
| 5,579,326 Method and apparatus for programming signal timing | 62 | 1994 | |
|
|
|||
| 5,416,909 Input/output controller circuit using a single transceiver to serve multiple input/output ports and method therefor | 57 | 1992 | |
| 5,557,781 Combination asynchronous cache system and automatic clock tuning device and method therefor | 50 | 1993 | |
|
|
|||
| 5,223,755 Extended frequency range variable delay locked loop for clock synchronization | 154 | 1990 | |
| 5,130,565 Self calibrating PWM utilizing feedback loop for adjusting duty cycles of output signal | 45 | 1991 | |
|
|
|||
| 6,087,857 Clock signal phase comparator | 33 | 1997 | |
|
|
|||
| 5,589,788 Timing adjustment circuit | 109 | 1995 | |
|
|
|||
| 5,515,403 Apparatus and method for clock alignment and switching | 100 | 1994 | |
|
|
|||
| 5,463,337 Delay locked loop based clock synthesizer using a dynamically adjustable number of delay elements therein | 122 | 1993 | |
|
|
|||
| 5,120,990 Apparatus for generating multiple phase clock signals and phase detector therefor | 47 | 1990 | |
|
|
|||
| 5,295,164 Apparatus for providing a system clock locked to an external clock over a wide range of frequencies | 105 | 1991 | |
|
|
|||
| 5,194,765 Digitally controlled element sizing | 198 | 1991 | |
|
|
|||
| 5,448,193 Normalization of apparent propagation delay | 79 | 1994 | |
|
|
|||
| 4,773,085 Phase and frequency detector circuits | 102 | 1987 | |
|
|
|||
| 4,514,647 Chipset synchronization arrangement | 74 | 1983 | |
|
|
|||
| 5,694,065 Switching control circuitry for low noise CMOS inverter | 111 | 1995 | |
|
|
|||
| 5,719,508 Loss of lock detector for master timing generator | 54 | 1996 | |
|
|
|||
| 5,113,519 Maintenance of file attributes in a distributed data processing system | 196 | 1989 | |
|
|
|||
| 6,072,802 Initial synchronization method in code division multiple access reception system | 19 | 1997 | |
|
|
|||
| 5,087,828 Timing circuit for single line serial data | 71 | 1991 | |
|
|
|||
| 5,539,345 Phase detector apparatus | 75 | 1992 | |
|
|
|||
| 5,778,214 Bit-phase aligning circuit | 90 | 1995 | |
|
|
|||
| 5,473,274 Local clock generator | 71 | 1992 | |
|
|
|||
| 4,481,625 High speed data bus system | 170 | 1981 | |
|
|
|||
| 5,341,405 Data recovery apparatus and methods | 63 | 1994 | |
|
|
|||
| 5,416,436 Method for time delaying a signal and corresponding delay circuit | 72 | 1993 | |
|
|
|||
| 5,315,388 Multiple serial access memory for use in feedback systems such as motion compensated television | 96 | 1991 | |
|
|
|||
| 5,239,206 Synchronous circuit with clock skew compensating function and circuits utilizing same | 118 | 1992 | |
|
|
|||
| 5,550,549 Transponder system and method | 27 | 1995 | |
|
|
|||
| 6,442,644 Memory system having synchronous-link DRAM (SLDRAM) devices and controller | 214 | 1998 | |
|
|
|||
| 5,408,640 Phase delay compensator using gating signal generated by a synchronizer for loading and shifting of bit pattern to produce clock phases corresponding to frequency changes | 62 | 1992 | |
|
|
|||
| 4,984,204 High speed sensor system using a level shift circuit | 141 | 1989 | |
|
|
|||
| 5,229,929 Output peak current correction for PWM invertors | 33 | 1991 | |
|
|
|||
| 5,502,672 Data output buffer control circuit | 39 | 1995 | |
|
|
|||
| 5,321,368 Synchronized, digital sequential circuit | 95 | 1993 | |
|
|
|||
| 5,550,783 Phase shift correction circuit for monolithic random access memory | 59 | 1995 | |
|
|
|||
| 5,619,473 Semiconductor memory device with dual address memory read amplifiers | 100 | 1995 | |
|
|
|||
| 5,636,174 Fast cycle time-low latency dynamic random access memories and systems and methods using the same | 138 | 1996 | |
|
|
|||
| 6,160,423 High speed source synchronous signaling for interfacing VLSI CMOS circuits to transmission lines | 117 | 1998 | |
|
|
|||
| 5,577,079 Phase comparing circuit and PLL circuit | 33 | 1995 | |
|
|
|||
| 6,023,489 Method and apparatus for code synchronization in a global positioning system receiver | 38 | 1995 | |
|
|
|||
| 5,438,545 Data output buffer of semiconductor memory device for preventing noises | 98 | 1994 | |
|
|
|||
| 6,011,822 Differential charge pump based phase locked loop or delay locked loop | 52 | 1997 | |
|
|
|||
| 5,909,130 Digital lock detector for phase-locked loop | 31 | 1997 | |
|
|
|||
| 6,295,328 Frequency multiplier using delayed lock loop (DLL) | 55 | 1998 | |
|
|
|||
| 5,179,298 CMOS buffer circuit which is not influenced by bounce noise | 118 | 1991 | |
|
|
|||
| 5,737,342 Method for in-chip testing of digital circuits of a synchronously sampled data detection channel | 79 | 1996 | |
|
|
|||
| 6,005,694 Method and system for detecting optical faults within the optical domain of a fiber communication network | 68 | 1995 | |
|
|
|||
| 5,889,829 Phase locked loop with improved lock time and stability | 55 | 1997 | |
|
|
|||
| 5,134,311 Self-adjusting impedance matching driver | 291 | 1990 | |
|
|
|||
| 4,600,895 Precision phase synchronization of free-running oscillator output signal to reference signal | 72 | 1985 | |
|
|
|||
| 6,694,496 Flexible preamble processing for detecting a code sequence | 14 | 2001 | |
|
|
|||
| 5,498,990 Reduced CMOS-swing clamping circuit for bus lines | 129 | 1995 | |
|
|
|||
| 5,038,115 Method and apparatus for frequency independent phase tracking of input signals in receiving systems and the like | 91 | 1990 | |
|
|
|||
| 5,666,322 Phase-locked loop timing controller in an integrated circuit memory | 127 | 1995 | |
|
|
|||
| 4,818,995 Parallel transmission system | 60 | 1987 | |
|
|
|||
| 5,465,076 Programmable delay line programmable delay circuit and digital controlled oscillator | 110 | 1993 | |
|
|
|||
| 4,789,796 Output buffer having sequentially-switched output | 118 | 1986 | |
|
|
|||
| 5,550,515 Multiphase clock synthesizer having a plurality of phase shifted inputs to a plurality of phase comparators in a phase locked loop | 65 | 1995 | |
|
|
|||
| 4,404,474 Active load pulse generating circuit | 109 | 1981 | |
|
|
|||
| 4,924,516 Method and system for a synchronized pseudo-random privacy modem | 58 | 1989 | |
|
|
|||
| 5,945,855 High speed phase lock loop having high precision charge pump with error cancellation | 73 | 1997 | |
|
|
|||
| 5,497,127 Wide frequency range CMOS relaxation oscillator with variable hysteresis | 99 | 1994 | |
|
|
|||
| 4,511,846 Deskewing time-critical signals in automatic test equipment | 69 | 1982 | |
|
|
|||
| 5,789,947 Phase comparator | 65 | 1996 | |
|
|
|||
| 5,627,780 Testing a non-volatile memory | 96 | 1995 | |
|
|
|||
| 5,663,921 Internal timing method and circuit for programmable memories | 53 | 1995 | |
|
|
|||
| 5,767,715 Method and apparatus for generating timing pulses accurately skewed relative to clock | 59 | 1995 | |
|
|
|||
| 4,524,448 Variable delay unit for data synchronizer using phase-sensitive counter to vary the delay | 58 | 1982 | |
|
|
|||
| 5,790,612 System and method to reduce jitter in digital delay-locked loops | 92 | 1996 | |
|
|
|||
| 5,917,760 De-skewing data signals in a memory system | 182 | 1997 | |
|
|
|||
| 5,590,073 Random access memory having flash memory | 113 | 1994 | |
|
|
|||
| 5,457,407 Binary weighted reference circuit for a variable impedance output buffer | 157 | 1994 | |
|
|
|||
| 5,532,714 Method and apparatus for combining video images on a pixel basis | 52 | 1994 | |
|
|
|||
| 5,086,500 Synchronized system by adjusting independently clock signals arriving at a plurality of integrated circuits | 97 | 1989 | |
|
|
|||
| 5,367,649 Programmable controller | 49 | 1990 | |
|
|
|||
| 4,697,167 Sync pattern encoding system for data sectors written on a storage medium | 58 | 1985 | |
|
|
|||
| 4,791,622 Optical data format employing resynchronizable data sectors | 119 | 1987 | |
|
|
|||
| 6,580,531 Method and apparatus for in circuit biasing and testing of a modulated laser and optical receiver in a wavelength division multiplexing optical transceiver board | 49 | 1999 | |
|
|
|||
| 5,500,808 Apparatus and method for estimating time delays using unmapped combinational logic networks | 62 | 1995 | |
|
|
|||
| 5,379,299 High speed propagation delay compensation network | 58 | 1993 | |
|
|
|||
| 5,182,524 Method and apparatus for stabilizing pulsed microwave amplifiers | 36 | 1992 | |
|
|
|||
| 6,026,134 Phase locked loop (PLL) with linear parallel sampling phase detector | 75 | 1997 | |
|
|
|||
| 5,784,422 Apparatus and method for accurate synchronization with inbound data packets at relatively low sampling rates | 66 | 1996 | |
|
|
|||
| 4,740,962 Synchronizer for time division multiplexed data | 37 | 1985 | |
|
|
|||
| 4,638,187 CMOS output buffer providing high drive current with minimum output signal distortion | 209 | 1985 | |
|
|
|||
| 5,212,601 Disk drive data synchronizer with window shift synthesis | 64 | 1991 | |
|
|
|||
| 5,257,294 Phase-locked loop circuit and method | 103 | 1990 | |
|
|
|||
| 5,347,177 System for interconnecting VLSI circuits with transmission line characteristics | 139 | 1993 | |
Patent Citation Ranking
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Feb 19, 2016 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Feb 19, 2020 |
| Fee | Large entity fee | small entity fee | micro entity fee |
|---|---|---|---|
| Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
| Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |