Standard cell library having cell drive strengths selected according to delay

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7426710
APP PUB NO 20060107239A1
SERIAL NO

11273839

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A cell library which enables reduced quantization over-design in large scale circuit design is provided. Library cells having the same cell function have drive strengths selected to provide delays about equal to a predetermined set of design delays, at a nominal load corresponding to the cell function. In contrast, conventional cell libraries typically have drive strengths which correspond to a predetermined set of cell physical areas. Preferably, the spacing between adjacent design delays is a non-decreasing function of cell drive strength. Such spacing reduces quantization induced over-design compared to conventional cell libraries which have a design delay spacing that is a decreasing function of cell drive strength. On-chip clock distribution is an important application where cell libraries of the invention can provide significant advantages.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
VERISILICON HOLDINGS CO LTD4699 OLD IRONSIDES DRIVE SUITE 270 SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Wang, Michael Xiaonan Stanford, CA 4 213
Zhang, Xiaonan Palo Alto, CA 69 734

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation