Processing system with dedicated local memories and busy identification

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7457939
APP PUB NO 20050097302A1
SERIAL NO

10967579

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A processing system is provided for processing programs and data. The processing system has a processing unit and multiple sub-processing units. Each sub-processing unit includes a dedicated local memory for storing programs and data. The dedicated local memory of each respective sub-processing unit is not a cache memory. In an alternative, multiple computing devices may connect to one another via a communications network, and each computing device may include at least one processing element having the processing unit and sub-processing units.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SONY COMPUTER ENTERTAINMENT INCTOKYO JAPAN TOKYO METROPOLIS

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Suzuoki, Masakazu Tokyo, JP 71 2008
Yamazaki, Takeshi Tokyo, JP 238 3244

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation