Partial erase verify
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 23, 2008
Grant Date -
Jul 20, 2006
app pub date -
Jan 19, 2006
filing date -
Jan 19, 2005
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method for erasing memory cells in a memory array, the method including applying an erase pulse to bits of a cell ensemble of a memory cell array, and performing an erase verification operation only on a subgroup of the cell ensemble being erased to check if the memory cells threshold voltage (Vt) has been lowered to an erase verify (EV) voltage level.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully