System and method to implement a matrix multiply unit of a broadband processor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7483935
APP PUB NO 20030110197A1
SERIAL NO

10233779

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides a system and method for improving the performance of general-purpose processors by implementing a functional unit that computes the product of a matrix operand with a vector operand, producing a vector result. The functional unit fully utilizes the entire resources of a 128b by 128b multiplier regardless of the operand size, as the number of elements of the matrix and vector operands increase as operand size is reduced. The unit performs both fixed-point and floating-point multiplications and additions with the highest-possible intermediate accuracy with modest resources.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MICROUNITY SYSTEMS ENGINEERING INC4 MAIN STREET SUITE 100 LOS ALTOS CA 94022

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bateman, Bruce Fremont, US 13 498
Hansen, Craig Los Altos, US 68 3025
Moussouris, John Santa Clara, US 65 3122

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation