Programmable logic devices comprising time multiplexed programmable interconnect

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7486111
APP PUB NO 20070210826A1
SERIAL NO

11369541

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Time-multiplexed interconnect structures, timing optimization techniques and software tools for said structures, for programmable semiconductor ICs is disclosed. A first aspect is a programmable logic device, wherein a plurality of outputs from logic blocks is coupled to a plurality of inputs to logic blocks by a single wire segment comprising a programmable time multiplexing method. A second aspect is a software placement and route tool, wherein a plurality of routs is assigned to a single route, wherein the plurality of routs is routed in the single route by a time multiplexed method. A third aspect is a critical signal propagation path in a programmable logic device comprising global non-overlapping control signals and time multiplexed wires, wherein each control signal assigns a programmable time slot for multiple signals within one of said wires, further comprising one or more critical signals assigned to the last multiplexed time slot.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CALLAHAN CELLULAR L L C2711 CENTERVILLE RD SUITE 400 WILMINGTON DE 19808

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Madurawe, Raminda Udaya Sunnyvale , US 83 5960

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation