Method of NAND flash memory cell array with adaptive memory state partitioning

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7489547
APP PUB NO 20080158968A1
SERIAL NO

11618482

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A NAND type flash memory is organized into NAND strings with each being a chain of memory cells in series and connected via select transistors on both ends of the string to either a bit line or a source line. The memory cells adjacent both ends of a NAND string are particularly susceptible to errors due to program disturb. An adaptive memory-state partitioning scheme is employed to overcome the errors, in which each memory cells are generally partitioned to store multiple bits of data, except for the ones adjacent both ends where relatively less bits are stored. In this way, the storage of relatively less bits in the memory cells adjacent both ends of a NAND string affords sufficient margin to overcome the errors. For example, in a memory designed to store 2-bit data, the cells adjacent both ends of a NAND string would each be configured to store one bit of the 2-bit data.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SANDISK TECHNOLOGIES LLC

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kamei, Teruhiko Yokohama, JP 54 1635
Moogat, Farookh Fremont, US 26 567

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation