Yield-enhancing methods of providing a family of scaled integrated circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7491576
SERIAL NO

11333990

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit die (e.g., a programmable logic device (PLD) die) is manufactured that has the capability of being configured as at least two differently-sized family members. The IC die is tested prior to packaging. If a first portion of the IC die is fully functional, but a second portion includes a localized defect, then the IC die is packaged with a product selection code that configures the IC die to operate as only the first portion of the die. The second portion of the die is deliberately rendered non-operational. Therefore, the IC die can still be sold as a fully functional packaged IC.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
XILINX INC2100 LOGIC DRIVE SAN JOSE CA 95124

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bauer, Trevor J Boulder , US 71 3232
Goetting, F Erich Cupertino , US 57 3100
Lamarche, P Hugo Campbell , US 3 133
McGuire, Patrick J Cupertino , US 3 43
Oh, Kwansuhk San Jose , US 9 101
Pang, Raymond C San Jose , US 34 957
Talley, Bruce E Louisville , US 7 240
Wu, Paul Ying-Fung Saratoga , US 29 429
Young, Steven P Boulder , US 216 8128

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation