Stacking system and method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7495334
APP PUB NO 20050280135A1
SERIAL NO

11197267

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention stacks chip scale-packaged integrated circuits (CSPs) into modules that conserve PWB or other board surface area. In a two-high CSP stack or module devised in accordance with a preferred embodiment of the present invention, two CSPs are stacked, with one CSP disposed above the other. The two CSPs are connected with flex circuitry. A form standard is disposed between the flex circuitry and a CSP in the stack. The form standard can take many configurations and may be used where flex circuits are used to connect CSPs to one another in stacked modules having two or more constituent CSPs. For example, in stacked modules that include four CSPs, three form standards are employed in preferred embodiments, although fewer may be used. The form standard provides a thermally conductive physical form that allows many of the varying package sizes found in the broad family of CSP packages to be used to advantage while employing a standard connective flex circuitry design.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAMIRAS PER PTE LTD LLC160 GREENTREE DRIVE SUITE 101 DOVER DE 19904

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Buchle, Jeff Austin , US 20 669
Cady, James W Austin , US 60 1952
Dowden, Julian Austin , US 10 300
Rapport, Russell Austin , US 23 612
Roper, David L Austin , US 44 811
Wehrly,, Jr James Douglas Austin , US 27 105
Wilder, James Austin , US 41 847

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation