Method of programming a semiconductor nonvolatile memory cell and memory with multiple charge traps

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7515467
APP PUB NO 20080080238A1
SERIAL NO

11898302

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor nonvolatile memory has a memory cell array in which each memory cell has a pair of charge traps and each charge trap stores data with at least three possible values. Different data values produce different read current values. To store data, a controller and a voltage supplying unit in the semiconductor nonvolatile memory successively program and verify the charge traps that require programming, using higher programming voltages for data values that must produce lower read currents. This operation is iterated on the charge traps that have not yet attained their necessary read current values, until no such charge traps remain. The programming voltages are set so that all charge traps require substantially the same number of programming iterations, regardless of the data being stored.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LAPIS SEMICONDUCTOR CO LTD2-4-8 SHINYOKOHAMA KOUHOKU-KU YOKOHAMA 222-8575

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Yuda, Takashi Kunagawa, JP 22 237

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation