Digitally controlled system on-chip (SOC) clock generator

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7573303
SERIAL NO

11781452

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A clock generator includes a clock circuit and a voltage-controlled oscillator in a phase-locked loop. The clock circuit monitors input clock signals and selects one of the input clock signals based on characteristics of the input clock signals. The voltage-controlled oscillator generates a reference clock signal based on the selected clock signal. The clock circuit also includes synthesizers for generating clock signals, each of which has a frequency being a non-integer multiple of a frequency of the reference clock signal. Additionally, the clock circuit individually offsets the clock signals generated by the synthesizers relative to the reference clock signal. The clock generator is capable of switching the input clock signal during operation of the clock generator while maintaining the reference clock signal. Further, the clock generator is programmable to control operation of the clock circuit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
INTEGRATED DEVICE TECHNOLOGY, INC.SAN JOSE, CA824

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chi, Ji Fu Shanghai, CN 2 26
Li, Yi Shanghai, CN 414 1876

Cited Art Landscape

Patent Info (Count) # Cites Year
 
SHARP KABUSHIKI KAISHA (1)
* 7155188 Integrated circuit and receiving device 10 2002
 
ZARLINK SEMICONDUCTOR INC. (1)
* 6480047 Reduced jitter phase lock loop using a technique multi-stage digital delay line 44 2001
 
CELL-LOC LOCATION TECHNOLOGIES INC. (1)
* 6204812 Methods and apparatus to position a mobile receiver using downlink signals, part II 67 1998
 
SEIKO EPSON CORPORATION (1)
7212050 System and method for synthesizing a clock at digital wrapper (FEC) and base frequencies using one precision resonator 6 2004
 
RENESAS ELECTRONICS CORPORATION (1)
6791386 Clock controlling method and circuit with a multi-phase multiplication clock generating circuit 1 2003
 
NATIONAL SCIENCE COUNCIL (1)
* 6249189 Frequency synthesizer accomplished by using multiphase reference signal source 43 1998
 
ROHM CO., LTD. (1)
7216249 Clock generation system 27 2003
 
MITEL CORPORATION (1)
6144674 Hitless clock recovery in ATM networks 6 1997
 
ALTERA CORPORATION (2)
7227918 Clock data recovery circuitry associated with programmable logic device circuitry 38 2001
7228451 Programmable clock network for distributing clock signals to and between first and second sections of an integrated circuit 10 2005
 
XILINX, INC. (1)
* 7142008 Method and apparatus for clock division on a programmable logic device 8 2003
 
MOTOROLA SOLUTIONS, INC. (1)
* 6297703 Method and apparatus for producing an offset frequency 5 2000
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
NATIONAL SEMICONDUCTOR CORPORATION (1)
* 8102196 Programmable dual phase-locked loop clock signal generator and conditioner 4 2010
 
INTEGRATED DEVICE TECHNOLOGY, INC. (13)
* 9236871 Digital filter for phase-locked loop integrated circuits 0 2014
9495285 Initiating operation of a timing device using a read only memory (ROM) or a one time programmable non volatile memory (OTP NVM) 0 2014
9553570 Crystal-less jitter attenuator 0 2014
9369139 Fractional reference-injection PLL 0 2015
9336896 System and method for voltage regulation of one-time-programmable (OTP) memory programming voltage 0 2015
9455045 Controlling operation of a timing device using an OTP NVM to store timing device configurations in a RAM 0 2015
9362928 Low-spurious fractional N-frequency divider and method of use 1 2015
9590637 High-speed programmable frequency divider with 50% output duty cycle 0 2015
9614508 System and method for deskewing output clock signals 0 2015
9692394 Programmable low power high-speed current steering logic (LPHCSL) driver and method of use 0 2016
9698787 Integrated low voltage differential signaling (LVDS) and high-speed current steering logic (HCSL) circuit and method of use 0 2016
9581973 Dual mode clock using a common resonator and associated method of use 0 2016
9654121 Calibration method and apparatus for phase locked loop circuit 0 2016
 
INTEL CORPORATION (2)
* 8756451 Frequency synthesis methods and systems 3 2011
* 2013/0086,410 FREQUENCY SYNTHESIS METHODS AND SYSTEMS 5 2011
 
SAMSUNG ELECTRONICS CO., LTD. (1)
* 7843239 Dividing circuit and phase locked loop using the same 1 2008
* Cited By Examiner

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Feb 11, 2021
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00