Current-controlled CMOS (C3MOS) fully differential integrated delay cell with variable delay and high bandwidth
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 6, 2009
Grant Date -
Mar 8, 2007
app pub date -
Dec 28, 2005
filing date -
Sep 6, 2005
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Current-controlled CMOS (C3MOS) fully differential integrated delay cell with variable delay and high bandwidth. A novel implementation includes a wideband differential transistor pair and a cross-coupled differential transistor pair. The wideband differential transistor pair can be implemented with appropriate input and output impedances to extend its bandwidth for use in broadband applications. These two stages, (1) buffer stage (or data amplifier stage) and (2) cross-coupled differential pair stage, are both very fast operating stages. This design does not incur any increased loading to previous or subsequent stages in a device. In addition, there is no increase in the total amount of current that is required.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully