Flip chip interconnection pad layout

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7605480
APP PUB NO 20060163715A1
SERIAL NO

11372989

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A flip chip interconnect pad layout has the die signal pads are arranged on the die surface near the perimeter of the die, and the die power and ground pads arranged on the die surface inboard from the signal pads; and has the signal pads on the corresponding package substrate arranged in a manner complementary to the die pad layout and the signal lines routed from the signal pads beneath the die edge away from the die footprint, and has the power and ground lines routed to vias beneath the die footprint. Also, a flip chip semiconductor package in which the flip chip interconnect pad layouts have the die signal pads situated in the marginal part of the die and the die power and ground pads arranged on the die surface inboard from the signal pads, and the corresponding package substrates have signal pads arranged in a manner complementary to the die pad layout and signal lines routed from the signal pads beneath the die edge away from the die footprint.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STATS CHIPPAC PTE LTE5 YISHUN STREET 23 SINGAPORE

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Pendse, Rajendra D Fremont , US 164 3001

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation