Sensing in non-volatile storage using pulldown to regulated source voltage to remove system noise
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 20, 2009
Grant Date -
Oct 9, 2008
app pub date -
Apr 8, 2008
filing date -
Apr 5, 2007
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A pull down circuit pulls a bit line voltage to a regulated source voltage in a non-volatile storage device during a sense operation such as a verify operation which occurs during programming. The storage device may include NAND strings which have associated bit lines and sense components, and a common source line. When a selected storage element of a NAND string has been programmed to its intended state, the bit line is locked out during subsequent verify operations which occur for other NAND strings which are not yet locked out. The pull down device is coupled to each bit line and to the common source line, whose voltage is regulated at a positive DC level, to prevent coupling of system power bus (V.sub.SS) noise from the locked out bit lines to the not yet locked out bit lines.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully