Method and system for reducing the time-to-market concerns for embedded system design
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Nov 17, 2009
Grant Date -
N/A
app pub date -
Jun 12, 2003
filing date -
Jun 12, 2002
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Aspects for reducing the time-to-market concerns for embedded system design are described. The aspects include providing an infrastructure to support a plurality of heterogeneous processing nodes as a reconfigurable network. Further included is utilizing the infrastructure to customize at least one of the heterogeneous processing nodes according to individualized design needs to achieve a desired embedded system signal processing engine.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully