Integrated circuit package system including stacked die

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7652376
APP PUB NO 20090014899A1
SERIAL NO

12235521

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit package system is provided including providing a wafer with bond pads formed on the wafer. A solder bump is deposited on one or more bond pads. The bond pads and the solder bump are embedded within a mold compound formed on the wafer. A groove is formed in the mold compound to expose a portion of the solder bump. The wafer is singulated into individual die structures at the groove.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STATS CHIPPAC MANAGEMENT PTE LTDSINGAPORE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ha, Jong-Woo Seoul, KR 56 1083
Kwon, Hyeog Chan Seoul, KR 27 384
Lee, Sang-Ho Yeoju, KR 190 1813
Park, Soo-San Seoul, KR 35 423

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation