Overcoming access latency inefficiency in memories for packet switched networks

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7653072
APP PUB NO 20050025140A1
SERIAL NO

10494848

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method buffering packets in a packet switching network (FIG. 5) includes receiving a packet from the network; splitting the packet into a plurality of PDUs; stripping at least some of the PDUs over a plurality of memory banks; (18) retrieving the PDUs from the memory banks: and at least temporarily storing the retrieved PDUs in the sequence they are to be transmitted. An apparatus for implementing the method is also disclosed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • TRANSWITCH CORPORATION

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
De, Coster Luc Bertem, BE 3 340
Deforche, Koen Roeselare, BE 8 395
Verbruggen, Geert Zelik, BE 2 105

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation