Metal spacer in single and dual damascene processing

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7655547
APP PUB NO 20080293242A1
SERIAL NO

12062612

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and structure for a single or dual damascene interconnect structure comprises forming wiring lines in a metallization layer over a substrate, shaping a laminated insulator stack above the metallization layer, patterning a hardmask over the laminated insulator stack, forming troughs in the hardmask, patterning the laminated insulator stack, forming vias in the patterned laminated insulator stack, creating sidewall spacers in the bottom portion of the vias, depositing an anti-reflective coating on the sidewall spacers, etching the troughs, removing the anti-reflective coating, depositing a metal layer in the troughs, vias, and sidewall spacers, and applying conductive material in the troughs and the vias. The laminated insulator stack comprises a dielectric layer further comprising oxide and polyarylene.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • GLOBALFOUNDRIES INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cooney,, III Edward C Jericho, US 42 285
Geffken, Robert M Burlington, US 39 1289
Stamper, Anthony K Williston, US 613 6578

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation