
US Patent No: 7,657,877
Number of patents in Portfolio can not be more than 2000
Method for processing data
Stats
-
Feb 2, 2010
Issued date -
Jun 20, 2002
filing date -
10/480,003
serial no -
In Force
status
Importance
Loading Importance Indicators...
Abstract
A method and device for translating a program to a system including at least one first processor and a reconfigurable unit. Code portions of the program which are suitable for the reconfigurable unit are determined. The remaining code of the program is extracted and/or separated for processing by the first processor.
Loading the Abstract Image...
First Claim
Related Publications
Loading Related Publications...
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 4,706,216 Configurable logic element | 472 | 1985 | |
| 4,870,302 Configurable electrical circuit having configurable logic elements and configurable interconnects | 680 | 1988 | |
| 5,343,406 Distributed memory architecture for a configurable logic array and method for using distributed memory | 236 | 1989 | |
| RE34363 Configurable electrical circuit having configurable logic elements and configurable interconnects | 543 | 1991 | |
| RE34444 Programmable logic device | 84 | 1991 | |
| 5,469,003 Hierarchically connectable configurable cellular array | 312 | 1993 | |
| 5,455,525 Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array | 347 | 1993 | |
| 5,430,687 Programmable logic device including a parallel input device for loading memory cells | 182 | 1994 | |
| 5,781,756 Programmable logic device with partially configurable memory cells and a method for configuration | 60 | 1994 | |
| 5,426,378 Programmable logic device which stores more than one configuration and means for switching configurations | 387 | 1994 | |
| 5,521,837 Timing driven method for laying out a user's circuit onto a programmable integrated circuit device | 159 | 1995 | |
| 5,491,353 Configurable cellular array | 93 | 1995 | |
| 5,748,979 Reprogrammable instruction set accelerator using a plurality of programmable execution units and an instruction page table | 118 | 1995 | |
| 5,752,035 Method for compiling and executing programs for reprogrammable instruction set accelerator | 156 | 1995 | |
| 5,583,450 Sequencer for a time multiplexed programmable logic device | 136 | 1995 | |
| 5,646,545 Time multiplexed programmable logic device | 256 | 1995 | |
| 5,778,439 Programmable logic device with hierarchical confiquration and state storage | 134 | 1995 | |
| 5,754,459 Multiplier circuit design for a programmable logic device | 102 | 1996 | |
| 6,023,564 Data processing system using a flash reconfigurable logic device as a dynamic execution unit for a sequence of instructions | 56 | 1996 | |
| 5,831,448 Function unit for fine-gained FPGA | 95 | 1996 | |
| 5,933,023 FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines | 174 | 1996 | |
| 5,821,774 Structure and method for arithmetic function implementation in an EPLD having high speed product term allocation structure | 45 | 1996 | |
| 5,801,547 Embedded memory for field programmable gate array | 125 | 1996 | |
| 5,844,422 State saving and restoration in reprogrammable FPGAs | 112 | 1996 | |
| 6,427,156 Configurable logic block with AND gate for efficient multiplication in FPGAS | 62 | 1997 | |
| 6,047,115 Method for configuring FPGA memory planes for virtual hardware computation | 101 | 1997 | |
| 6,011,407 Field programmable gate array with dedicated computer bus interface and method for configuring both | 142 | 1997 | |
| 5,892,961 Field programmable gate array having programming instructions in the configuration bitstream | 186 | 1997 | |
| 5,936,424 High speed bus with tree structure for selecting bus driver | 87 | 1997 | |
| 6,026,481 Microprocessor with distributed registers accessible by programmable logic device | 86 | 1997 | |
| 6,212,650 Interactive dubug tool for programmable circuits | 77 | 1997 | |
| 6,049,222 Configuring an FPGA using embedded memory | 121 | 1997 | |
| 6,230,307 System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects | 184 | 1998 | |
| 6,154,049 Multiplier fabric for use in field programmable gate arrays | 83 | 1998 | |
| 6,084,429 PLD having a window pane architecture with segmented and staggered interconnect wiring between logic block arrays | 196 | 1998 | |
| 5,978,260 Method of time multiplexing a programmable logic device | 84 | 1998 | |
| 6,137,307 Structure and method for loading wide frames of data from a narrow input bus | 47 | 1998 | |
| 6,172,520 FPGA system with user-programmable configuration ports and method for reconfiguring the FPGA | 83 | 1999 | |
| 6,198,304 Programmable logic device | 66 | 1999 | |
| 6,105,105 Data processing system using configuration select logic, an instruction store, and sequencing logic during instruction execution | 73 | 1999 | |
| 6,263,430 Method of time multiplexing a programmable logic device | 62 | 1999 | |
| 6,204,687 Method and structure for configuring FPGAS | 143 | 1999 | |
| 6,434,642 FIFO memory system and method with improved determination of full and empty conditions and amount of data stored | 61 | 1999 | |
| RE37195 Programmable switch for FPGA input/output signals | 98 | 2000 | |
| 6,496,971 Supporting multiple FPGA configuration modes using dedicated on-chip processor | 111 | 2000 | |
| 6,487,709 Run-time routing for programmable logic devices | 168 | 2000 | |
| 6,154,048 Structure and method for loading narrow frames of data from a wide input bus | 48 | 2000 | |
| 6,150,839 Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM | 77 | 2000 | |
| 6,421,817 System and method of computation in a programmable logic device using virtual instructions | 83 | 2000 | |
| 6,201,406 FPGA configurable by two types of bitstreams | 48 | 2000 | |
| 6,362,650 Method and apparatus for incorporating a multiplier into an FPGA | 86 | 2000 | |
| 6,373,779 Block RAM having multiple configurable write modes for use in a field programmable gate array | 52 | 2000 | |
| 6,518,787 Input/output architecture for efficient configuration of programmable input/output cells | 86 | 2000 | |
| 6,480,954 Method of time multiplexing a programmable logic device | 201 | 2001 | |
| 6,886,092 Custom code processing in PGA by providing instructions from fixed logic processor portion to programmable dedicated processor portion | 56 | 2001 | |
| 6,476,634 ALU implementation in single PLD logic cell | 57 | 2002 | |
| 7,038,952 Block RAM with embedded FIFO buffer | 44 | 2004 | |
| 2005/0144,210 Programmable logic device with dynamic DSP architecture | 64 | 2004 | |
| 2005/0144,215 Applications of cascading DSP slices | 60 | 2004 | |
| 2006/0230,094 Digital signal processing circuit having input register blocks | 65 | 2006 | |
| 2006/0230,096 Digital signal processing circuit having an adder circuit with carry-outs | 64 | 2006 | |
|
|
|||
| 4,233,667 Demand powered programmable logic array | 73 | 1978 | |
| 4,566,102 Parallel-shift error reconfiguration | 97 | 1983 | |
| 5,212,716 Data edge phase sorting circuits | 50 | 1991 | |
| 5,347,639 Self-parallelizing computer system and method | 90 | 1991 | |
| 5,590,345 Advanced parallel array processor(APAP) | 152 | 1992 | |
| 5,590,348 Status predictor for combined shifter-rotate/merge unit | 55 | 1992 | |
| 5,311,079 Low power, high performance PLA | 46 | 1992 | |
| 5,794,059 N-dimensional modified hypercube | 105 | 1994 | |
| 5,513,366 Method and system for dynamically reconfiguring a register file in a vector processor | 146 | 1994 | |
| 5,475,856 Dynamic multi-mode parallel processing array | 278 | 1994 | |
| 5,483,620 Learning machine synapse processor system apparatus | 73 | 1995 | |
| 5,625,836 SIMD/MIMD processing memory element (PME) | 100 | 1995 | |
| 5,652,529 Programmable array clock/reset resource | 51 | 1995 | |
| 5,646,544 System and method for dynamically reconfiguring a programmable gate array | 242 | 1995 | |
| 5,717,943 Advanced parallel array processor (APAP) | 131 | 1995 | |
| 5,713,037 Slide bus communication functions for SIMD/MIMD array processor | 85 | 1995 | |
| 5,754,871 Parallel processing system having asynchronous SIMD processing | 87 | 1995 | |
| 5,978,583 Method for resource control in parallel environments using program organization and run-time support | 78 | 1995 | |
| 5,737,565 System and method for diallocating stream from a stream buffer | 71 | 1995 | |
| 5,588,152 Advanced parallel processor including advanced support hardware | 141 | 1995 | |
| 5,745,734 Method and system for programming a gate array using a compressed configuration bit stream | 178 | 1995 | |
| 6,311,265 Apparatuses and methods for programming parallel computers | 78 | 1996 | |
| 5,617,547 Switch network extension of bus architecture | 98 | 1996 | |
| 6,785,826 Self power audit and control circuitry for microprocessor functional units | 57 | 1996 | |
| 5,734,921 Advanced parallel array processor computer package | 100 | 1996 | |
| 6,054,873 Interconnect structure between heterogeneous core regions in a programmable array | 182 | 1999 | |
| 6,321,373 Method for resource control in parallel environments using program organization and run-time support | 76 | 1999 | |
| 6,542,844 Method and apparatus for tracing hardware states using dynamically reconfigurable test circuits | 94 | 2000 | |
| 6,829,697 Multiple logical interfaces to a shared coprocessor resource | 66 | 2000 | |
| 6,961,924 Displaying variable usage while debugging | 54 | 2002 | |
|
|
|||
| 4,910,665 Distributed processing system including reconfigurable elements | 82 | 1986 | |
| 5,023,775 Software programmable logic array utilizing "and" and "or" gates | 104 | 1990 | |
| 5,392,437 Method and apparatus for independently stopping and restarting functional units | 182 | 1992 | |
| 5,634,131 Method and apparatus for independently stopping and restarting functional units | 116 | 1994 | |
| 5,889,982 Method and apparatus for generating event handler vectors based on both operating mode and event type | 65 | 1995 | |
| 5,652,894 Method and apparatus for providing power saving modes to a pipelined processor | 89 | 1995 | |
| 6,389,579 Reconfigurable logic for table lookup | 79 | 1999 | |
| 6,243,808 Digital data bit order conversion using universal switch matrix comprising rows of bit swapping selector groups | 80 | 1999 | |
| 6,298,472 Behavioral silicon construct architecture and mapping | 112 | 1999 | |
| 6,347,346 Local memory unit system with global access for use on reconfigurable chips | 111 | 1999 | |
| 6,370,596 Logic flag registers for monitoring processing system events | 78 | 1999 | |
| 6,341,318 DMA data streaming | 87 | 1999 | |
| 6,288,566 Configuration state memory for functional blocks on a reconfigurable chip | 82 | 1999 | |
| 6,311,200 Reconfigurable program sum of products generator | 78 | 1999 | |
| 6,349,346 Control fabric unit including associated configuration memory and PSOP state machine adapted to provide configuration address to reconfigurable functional unit | 86 | 1999 | |
| 6,519,674 Configuration bits layout | 67 | 2000 | |
| 6,539,477 System and method for control synthesis using a reachable states look-up table | 78 | 2000 | |
| 6,871,341 Adaptive scheduling of function cells in dynamic reconfigurable logic | 51 | 2000 | |
| 6,282,627 Integrated processor and programmable data path chip for reconfigurable computing | 216 | 2000 | |
| 6,708,325 Method for compiling high level programming languages into embedded microprocessor with multiple reconfigurable logic | 59 | 2000 | |
| 6,392,912 Loading data plane on reconfigurable chip | 78 | 2001 | |
| 2002/0143,505 Implementing a finite state machine using concurrent finite state machines with delayed communications and no shared control signals | 53 | 2001 | |
| 2002/0013,861 Method and apparatus for low overhead multithreaded communication in a parallel processing environment | 53 | 2001 | |
| 2003/0056,091 Method of scheduling in a reconfigurable hardware architecture with multiple hardware configurations | 51 | 2001 | |
| 2003/0055,861 Multipler unit in reconfigurable chip | 71 | 2001 | |
| 2003/0052,711 Despreader/correlator unit for use in reconfigurable chip | 51 | 2001 | |
| 2002/0038,414 Address generator for local system memory in reconfigurable logic chip | 50 | 2001 | |
| 6,868,476 Software controlled content addressable memory in a general purpose execution datapath | 53 | 2002 | |
| 7,216,204 Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment | 42 | 2002 | |
|
|
|||
| 5,444,394 PLD with selective inputs from local and global conductors | 123 | 1993 | |
| 5,550,782 Programmable logic array integrated circuits | 270 | 1994 | |
| 5,473,266 Programmable logic device having fast programmable logic array blocks and a central global interconnect array | 99 | 1994 | |
| 5,485,103 Programmable logic array with local and global conductors | 167 | 1994 | |
| 5,537,057 Programmable logic array device with grouped logic regions and three types of conductors | 232 | 1995 | |
| 5,570,040 Programmable logic array integrated circuit incorporating a first-in first-out memory | 139 | 1995 | |
| 5,541,530 Programmable logic array integrated circuits with blocks of logic regions grouped into super-blocks | 135 | 1995 | |
| 5,815,726 Coarse-grained look-up table architecture | 190 | 1995 | |
| 6,020,758 Partially reconfigurable programmable logic device | 83 | 1996 | |
| 5,859,544 Dynamic configurable elements for programmable logic devices | 101 | 1996 | |
| 5,828,229 Programmable logic array integrated circuits | 137 | 1997 | |
| 6,085,317 Reconfigurable computer architecture using programmable logic devices | 107 | 1997 | |
| 6,134,166 Programmable logic array integrated circuit incorporating a first-in first-out memory | 40 | 1998 | |
| 6,247,147 Enhanced embedded logic analyzer | 88 | 1998 | |
| 6,216,223 Methods and apparatus to dynamically reconfigure the instruction pipeline of an indirect very long instruction word scalable processor | 57 | 1999 | |
| 6,215,326 Programmable logic device architecture with super-regions having logic regions and a memory region | 167 | 1999 | |
| 6,658,564 Reconfigurable programmable logic device computer system | 75 | 1999 | |
| 2001/0032,305 Methods and apparatus for dual-use coprocessing/debug interface | 102 | 2001 | |
| 7,340,596 Embedded processor with watchdog timer for programmable logic | 39 | 2001 | |
| 2002/0124,238 Software-to-hardware compiler | 40 | 2001 | |
| 6,538,470 Devices and methods with programmable logic and digital signal processing regions | 139 | 2001 | |
| 6,525,678 Configuring a programmable logic device | 57 | 2001 | |
| 7,000,161 Reconfigurable programmable logic system with configuration recovery mode | 47 | 2002 | |
| 7,350,178 Embedded processor with watchdog timer for programmable logic | 36 | 2004 | |
| 7,346,644 Devices and methods with programmable logic and digital signal processing regions | 29 | 2006 | |
|
|
|||
| 4,663,706 Multiprocessor multisystem communications network | 152 | 1983 | |
| 5,226,122 Programmable logic system for filtering commands to a microprocessor | 100 | 1987 | |
| 5,014,193 Dynamically configurable portable computer system | 186 | 1988 | |
| 5,203,005 Cell structure for linear array wafer scale integration architecture with capability to open boundary I/O bus without neighbor acknowledgement | 58 | 1989 | |
| 5,287,472 Memory system using linear array wafer scale integration architecture | 86 | 1990 | |
| 5,353,432 Interactive method for configuration of computer system and circuit boards with user specification of system resources and computer resolution of resource conflicts | 90 | 1991 | |
| 5,996,083 Microprocessor having software controllable power consumption | 196 | 1995 | |
| 6,003,143 Tool and method for diagnosing and correcting errors in a computer program | 91 | 1997 | |
| 5,857,097 Method for identifying reasons for dynamic stall cycles during the execution of a program | 74 | 1997 | |
| 5,884,075 Conflict resolution using self-contained virtual devices | 62 | 1997 | |
| 6,125,408 Resource type prioritization in generating a device configuration | 66 | 1997 | |
| 6,035,371 Method and apparatus for addressing a static random access memory device based on signals for addressing a dynamic memory access device | 36 | 1997 | |
| 6,157,214 Wiring of cells in logic arrays | 38 | 1999 | |
| 6,507,947 Programmatic synthesis of processor element arrays | 135 | 1999 | |
| 2002/0186,837 Multiple prime number generation using a parallel prime number search algorithm | 2001 | ||
| 6,782,445 Memory and instructions in computer architecture containing processor and coprocessor | 50 | 2001 | |
|
|
|||
| 5,233,539 Programmable gate array with improved interconnect structure, input/output structure and configurable logic block | 151 | 1989 | |
| 5,015,884 Multiple array high performance programmable logic device family | 119 | 1990 | |
| 5,489,857 Flexible synchronous/asynchronous cell structure for a high density programmable logic device | 86 | 1992 | |
| 5,422,823 Programmable gate array device having cascaded means for function definition | 124 | 1994 | |
| 5,485,104 Logic allocator for a programmable logic device | 79 | 1995 | |
| 5,586,044 Array of configurable logic blocks including cascadable lookup tables | 77 | 1995 | |
| 5,559,450 Field programmable gate array with multi-port RAM | 129 | 1995 | |
| 5,587,921 Array of configurable logic blocks each including a look up table having inputs coupled to a first multiplexer and having outputs coupled to a second multiplexer | 74 | 1995 | |
| 5,892,962 FPGA-based processor | 198 | 1996 | |
| 6,034,538 Virtual logic system for reconfigurable hardware | 113 | 1998 | |
| 6,803,787 State machine in a programmable logic device | 49 | 2002 | |
|
|
|||
| 6,021,490 Run-time reconfiguration method for programmable units | 77 | 1997 | |
| 6,038,650 Method for the automatic address generation of modules within clusters comprised of a plurality of these modules | 52 | 1997 | |
| 6,081,903 Method of the self-synchronization of configurable elements of a programmable unit | 75 | 1997 | |
| 6,425,068 UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAYS (EPGAS) | 73 | 1997 | |
| 6,405,299 Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity | 75 | 1998 | |
| 6,697,979 Method of repairing integrated circuits | 85 | 2000 | |
| 6,477,643 Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like) | 126 | 2000 | |
| 6,571,381 Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.) | 71 | 2001 | |
| 6,721,830 I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures | 41 | 2002 | |
|
|
|||
| 5,596,742 Virtual interconnections for reconfigurable logic systems | 176 | 1993 | |
| 5,440,538 Communication system with redundant links and data bit time multiplexing | 66 | 1993 | |
| 5,742,180 Dynamically programmable gate array with multiple contexts | 256 | 1995 | |
| 6,052,773 DPGA-coupled microprocessors | 163 | 1995 | |
| 5,761,484 Virtual interconnections for reconfigurable logic systems | 138 | 1995 | |
| 5,956,518 Intermediate-grain reconfigurable processing device | 158 | 1996 | |
| 6,127,908 Microelectro-mechanical system actuator device and reconfigurable circuits utilizing same | 157 | 1997 | |
| 5,927,423 Reconfigurable footprint mechanism for omnidirectional vehicles | 74 | 1998 | |
|
|
|||
| 6,353,841 Reconfigurable processor devices | 108 | 1998 | |
| 6,523,107 Method and apparatus for providing instruction streams to a processing device | 35 | 1998 | |
| 6,252,792 Field programmable processor arrays | 45 | 1999 | |
| 6,262,908 Field programmable processor devices | 40 | 1999 | |
| 6,567,834 Implementation of multipliers in programmable arrays | 38 | 2000 | |
| 6,542,394 Field programmable processor arrays | 36 | 2001 | |
| 6,901,502 Integrated circuit with CPU and FPGA for reserved instructions execution with configuration diagnosis | 44 | 2001 | |
| 6,820,188 Method and apparatus for varying instruction streams provided to a processing device using masks | 36 | 2003 | |
|
|
|||
| 5,943,242 Dynamically reconfigurable data processing system | 84 | 1995 | |
| 6,088,795 Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like) | 63 | 1997 | |
| 6,119,181 I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures | 79 | 1997 | |
| 6,728,871 Runtime configurable arithmetic and logic cell | 44 | 1999 | |
| 6,338,106 I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures | 79 | 1999 | |
| 6,542,998 Method of self-synchronization of configurable elements of a programmable module | 69 | 1999 | |
| 6,526,520 Method of self-synchronization of configurable elements of a programmable unit | 50 | 2000 | |
| 6,513,077 I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures | 51 | 2001 | |
|
|
|||
| 5,440,245 Logic module with configurable combinational and sequential blocks | 87 | 1993 | |
| 5,457,644 Field programmable digital signal processing array integrated circuit | 123 | 1993 | |
| 5,510,730 Reconfigurable programmable interconnect architecture | 101 | 1995 | |
| 5,600,265 Programmable interconnect architecture | 98 | 1995 | |
| 6,150,837 Enhanced field programmable gate array | 148 | 1997 | |
| 6,211,697 Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure | 135 | 1999 | |
|
|
|||
| 5,506,998 Parallel data processing system using a plurality of processing elements to process data and a plurality of trays connected to some of the processing elements to store and transfer data | 81 | 1994 | |
| 5,544,336 Parallel data processing system which efficiently performs matrix and neurocomputer operations, in a negligible data transmission time | 75 | 1995 | |
| 5,655,069 Apparatus having a plurality of programmable logic processing units for self-repair | 110 | 1996 | |
| 6,185,256 Signal transmission system using PRD method, receiver circuit for use in the signal transmission system, and semiconductor memory device to which the signal transmission system is applied | 53 | 1998 | |
| 6,404,224 Chain-connected shift register and programmable logic circuit whose logic function is changeable in real time | 123 | 1999 | |
| 2009/0085,603 FPGA configuration protection and control using hardware watchdog timer | 28 | 2007 | |
|
|
|||
| 5,511,173 Programmable logic array and data processing unit using the same | 93 | 1994 | |
| 5,794,062 System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization | 148 | 1995 | |
| 5,854,918 Apparatus and method for self-timed algorithmic execution | 90 | 1996 | |
| 5,933,642 Compiling system and method for reconfigurable computing | 112 | 1997 | |
| 6,077,315 Compiling system and method for partially reconfigurable computing | 66 | 1998 | |
| 6,058,469 System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization | 70 | 1998 | |
|
|
|||
| 5,655,124 Selective power-down for high performance CPU/system | 95 | 1995 | |
| 5,732,209 Self-testing multi-processor die with internal compare points | 116 | 1996 | |
| 5,889,533 First-in-first-out device for graphic drawing engine | 36 | 1997 | |
| 6,381,624 Faster multiply/accumulator | 36 | 1999 | |
| 6,438,747 Programmatic iteration scheduling for parallel processors | 70 | 1999 | |
| 6,425,054 Multiprocessor operation in a multimedia signal processor | 52 | 2000 | |
|
|
|||
| 6,240,502 Apparatus for dynamically reconfiguring a processor | 54 | 1997 | |
| 6,490,695 Platform independent memory image analysis architecture for debugging a computer program | 54 | 1999 | |
| 6,286,134 Instruction selection in a multi-platform environment | 74 | 1999 | |
| 6,779,016 Extensible computing system | 117 | 2000 | |
| 6,704,816 Method and apparatus for executing standard functions in a computer system using a field programmable gate array | 107 | 2000 | |
|
|
|||
| 5,522,083 Reconfigurable multi-processor operating in SIMD mode with one processor fetching instructions for use by remaining processors | 179 | 1994 | |
| 5,532,957 Field reconfigurable logic/memory array | 92 | 1995 | |
| 6,279,077 Bus interface buffer control in a microprocessor | 84 | 1997 | |
| 5,960,193 Apparatus and system for sum of plural absolute differences | 59 | 1997 | |
| 6,256,724 Digital signal processor with efficiently connectable hardware co-processor | 46 | 1999 | |
|
|
|||
| 5,915,123 Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple context processing elements | 139 | 1997 | |
| 6,108,760 Method and apparatus for position independent reconfiguration in a network of multiple context processing elements | 75 | 1997 | |
| 6,122,719 Method and apparatus for retiming in a network of multiple context processing elements | 76 | 1997 | |
| 6,457,116 Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements | 131 | 1999 | |
|
|
|||
| 5,867,691 Synchronizing system between function blocks arranged in hierarchical structures and large scale integrated circuit using the same | 78 | 1993 | |
| 5,754,820 Microprocessor system with cache memory for eliminating unnecessary invalidation of cache data | 57 | 1995 | |
| 5,862,403 Continuous data server apparatus and data transfer scheme enabling multiple simultaneous data accesses | 65 | 1996 | |
| 6,587,939 Information processing apparatus provided with an optimized executable instruction extracting unit for extending compressed instructions | 61 | 2000 | |
|
|
|||
| 5,773,994 Method and apparatus for implementing an internal tri-state bus within a programmable logic circuit | 63 | 1995 | |
| 5,892,370 Clock network for field programmable gate array | 51 | 1997 | |
| 6,426,649 Architecture for field programmable gate array | 89 | 2000 | |
| 6,483,343 Configurable computational unit embedded in a programmable device | 157 | 2000 | |
|
|
|||
| 4,918,440 Programmable logic cell and array | 152 | 1986 | |
| 5,144,166 Programmable logic cell and array | 323 | 1990 | |
| 6,014,509 Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells | 107 | 1997 | |
|
|
|||
| 5,680,583 Method and apparatus for a trace buffer in an emulation system | 67 | 1994 | |
| 6,020,760 I/O buffer circuit with pin multiplexing | 86 | 1997 | |
| 6,421,808 Hardware design language for the design of integrated circuits | 61 | 1999 | |
|
|
|||
| 5,561,738 Data processor for executing a fuzzy logic operation and method therefor | 79 | 1994 | |
| 5,815,715 Method for designing a product having hardware and software components and product therefor | 56 | 1995 | |
| 5,737,516 Data processing system for performing a debug function and method therefor | 141 | 1995 | |
|
|
|||
| 5,072,178 Method and apparatus for testing logic circuitry by applying a logical test pattern | 91 | 1990 | |
| 5,537,601 Programmable digital signal processor for performing a plurality of signal processings | 188 | 1994 | |
| 5,848,238 Information processing system and logic LSI, detecting a fault in the system or the LSI, by using internal data processed in each of them | 58 | 1997 | |
|
|
|||
| 5,047,924 Microcomputer | 57 | 1988 | |
| 5,010,401 Picture coding and decoding apparatus using vector quantization | 113 | 1989 | |
| 5,237,686 Multiprocessor type time varying image encoding system and image processor with memory bus control table for arbitration priority | 57 | 1992 | |
|
|
|||
| 5,081,375 Method for operating a multiple page programmable logic device | 85 | 1991 | |
| 5,336,950 Configuration features in a configurable logic array | 192 | 1993 | |
| 5,784,636 Reconfigurable computer architecture for use in signal processing applications | 203 | 1996 | |
|
|
|||
| 5,247,689 Parallel digital processor including lateral transfer buses with interrupt switches to form bus interconnection segments | 102 | 1990 | |
| 5,887,162 Memory device having circuitry for initializing and reprogramming a control operation feature | 55 | 1997 | |
| 6,170,051 Apparatus and method for program level parallelism in a VLIW processor | 122 | 1997 | |
|
|
|||
| 5,115,510 Multistage data flow processor with instruction packet, fetch, storage transmission and address generation controlled by destination information | 79 | 1988 | |
| 5,327,125 Apparatus for and method of converting a sampling frequency according to a data driven type processing | 78 | 1993 | |
| 5,870,620 Data driven type information processor with reduced instruction execution requirements | 39 | 1996 | |
|
|
|||
| 5,477,525 Data destruction preventing method, recording apparatus provided with data destruction preventing capability, and disc recorded with guard band | 39 | 1993 | |
| 6,188,650 Recording and reproducing system having resume function | 46 | 1998 | |
| 7,010,687 Transmission apparatus, reception apparatus, transmission method, reception method and recording medium | 31 | 2001 | |
|
|
|||
| 6,977,649 3D graphics rendering with selective read suspend | 35 | 1999 | |
| 6,847,370 Planar byte memory organization with linear access | 41 | 2002 | |
|
|
|||
| 4,590,583 Coin telephone measurement circuitry | 40 | 1982 | |
| 4,682,284 Queue administration method and apparatus | 109 | 1984 | |
|
|
|||
| 5,966,534 Method for compiling high level programming languages into an integrated processor with reconfigurable logic | 152 | 1997 | |
| 5,970,254 Integrated processor and programmable data path chip for reconfigurable computing | 192 | 1997 | |
|
|
|||
| 5,113,498 Input/output section for an intelligent cell which provides sensing, bidirectional communications and control | 112 | 1990 | |
| 5,844,888 Network and intelligent cell for providing sensing, bidirectional communications and control | 109 | 1995 | |
|
|
|||
| 5,204,935 Programmable fuzzy logic circuits | 77 | 1992 | |
| 5,448,186 Field-programmable gate array | 136 | 1994 | |
|
|
|||
| 5,109,503 Apparatus with reconfigurable counter includes memory for storing plurality of counter configuration files which respectively define plurality of predetermined counters | 90 | 1989 | |
| 5,142,469 Method for converting a programmable logic controller hardware configuration and corresponding control program for use on a first programmable logic controller to use on a second programmable logic controller | 112 | 1990 | |
|
|
|||
| 4,739,474 Geometric-arithmetic parallel processor | 158 | 1983 | |
| 5,421,019 Parallel data processor | 91 | 1992 | |
|
|
|||
| 6,076,157 Method and apparatus to force a thread switch in a multithreaded processor | 146 | 1997 | |
| 6,757,847 Synchronization for system analysis | 48 | 1999 | |
|
|
|||
| 5,021,947 Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and data processing | 233 | 1990 | |
| 5,379,444 Array of one-bit processors each having only one bit of memory | 57 | 1994 | |
|
|
|||
| 4,498,134 Segregator functional plane for use in a modular array processor | 96 | 1982 | |
| 5,901,279 Connection of spares between multiple programmable devices | 52 | 1996 | |
|
|
|||
| 6,717,436 Reconfigurable gate array | 77 | 2002 | |
| 7,254,649 Wireless spread spectrum communication platform using dynamically reconfigurable logic | 42 | 2005 | |
|
|
|||
| 6,105,106 Computer system, memory device and shift register including a balanced switching circuit with series connected transfer gates which are selectively clocked for fast switching times | 43 | 1997 | |
| 6,516,382 Memory device balanced switching circuit and method of controlling an array of transfer gates for fast switching times | 38 | 2001 | |
|
|
|||
| 6,748,440 Flow of streaming data through multiple processing modules | 35 | 1999 | |
| 7,007,096 Efficient splitting and mixing of streaming-data frames for processing through multiple processing modules | 40 | 1999 | |
|
|
|||
| 5,657,330 Single-chip microprocessor with built-in self-testing function | 68 | 1995 | |
| 6,185,731 Real time debugger for a microcomputer | 46 | 1995 | |
|
|
|||
| 5,611,049 System for accessing distributed data cache channel at each network node to pass requests and data | 240 | 1994 | |
| 6,434,699 Encryption processor with shared memory interconnect | 100 | 2000 | |
|
|
|||
| 5,493,239 Circuit and method of configuring a field programmable gate array | 128 | 1995 | |
| 5,649,179 Dynamic instruction allocation for a SIMD processor | 60 | 1995 | |
|
|
|||
| 5,801,715 Massively-parallel processor array with outputs from individual processors directly to an external device without involving other processors or a common physical carrier | 75 | 1994 | |
| 5,748,872 Direct replacement cell fault tolerant architecture | 183 | 1996 | |
|
|
|||
| 7,210,129 Method for translating programs for reconfigurable architectures | 54 | 2001 | |
| 2004/0015,899 Method for processing data | 56 | 2001 | |
|
|
|||
| 6,480,937 Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)-- | 71 | 2001 | |
| 6,687,788 Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.) | 51 | 2002 | |
|
|
|||
| 5,361,373 Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor | 254 | 1992 | |
| 5,600,845 Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor | 169 | 1994 | |
|
|
|||
| 5,802,290 Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed | 176 | 1996 | |
| 6,289,440 Virtual computer of plural FPG's successively reconfigured in response to a succession of inputs | 67 | 1999 | |
|
|
|||
| 5,694,602 Weighted system and method for spatial allocation of a parallel load | 50 | 1996 | |
| 2002/0045,952 High performance hybrid micro-computer | 48 | 2001 | |
|
|
|||
| 6,202,182 Method and apparatus for testing field programmable gate arrays | 89 | 1998 | |
| 6,631,487 On-line testing of field programmable gate array resources | 53 | 2000 | |
|
|
|||
| 5,208,491 Field programmable gate array | 345 | 1992 | |
| 6,023,742 Reconfigurable computing architecture for providing pipelined data paths | 193 | 1997 | |
|
|
|||
| 6,044,030 FIFO unit with single pointer | 38 | 1998 | |
|
|
|||
| 5,625,806 Self configuring speed path in a microprocessor with multiple clock option | 60 | 1996 | |
|
|
|||
| 4,720,778 Software debugging analyzer | 67 | 1985 | |
|
|
|||
| 5,428,526 Programmable controller with time periodic communication | 64 | 1993 | |
|
|
|||
| 5,099,447 Blocked matrix multiplication for computers with hierarchical memory | 52 | 1990 | |
|
|
|||
| 5,301,344 Multibus sequential processor to perform in parallel a plurality of reconfigurable logic operations on a plurality of data sets | 125 | 1991 | |
|
|
|||
| 6,434,695 Computer operating system using compressed ROM image in RAM | 104 | 1998 | |
|
|
|||
| 5,276,836 Data processing device with common memory connecting mechanism | 61 | 1991 | |
|
|
|||
| 5,525,971 Integrated circuit | 66 | 1994 | |
|
|
|||
| 6,260,179 Cell arrangement evaluating method, storage medium storing cell arrangement evaluating program, cell arranging apparatus and method, and storage medium storing cell arranging program | 152 | 1998 | |
|
|
|||
| 5,675,743 Multi-media server | 65 | 1995 | |
|
|
|||
| 6,038,656 Pipelined completion for asynchronous communication | 71 | 1998 | |
|
|
|||
| 5,287,532 Processor elements having multi-byte structure shift register for shifting data either byte wise or bit wise with single-bit output formed at bit positions thereof spaced by one byte | 53 | 1990 | |
|
|
|||
| 5,555,434 Computing device employing a reduction processor and implementing a declarative language | 71 | 1994 | |
|
|
|||
| 5,034,914 Optical disk data storage method and apparatus with buffered interface | 134 | 1988 | |
|
|
|||
| 5,532,693 Adaptive data compression system with systolic string matching logic | 101 | 1994 | |
|
|
|||
| 5,867,723 Advanced massively parallel computer with a secondary storage device coupled through a secondary storage interface | 72 | 1996 | |
|
|
|||
| 4,761,755 Data processing system and method having an improved arithmetic unit | 90 | 1984 | |
|
|
|||
| 6,538,468 Method and apparatus for multiple boot-up functionalities for a programmable logic device (PLD) | 89 | 2000 | |
|
|
|||
| 5,530,946 Processor failure detection and recovery circuit in a dual processor computer system and method of operation thereof | 99 | 1994 | |
|
|
|||
| 5,410,723 Wavefront array processor for blocking the issuance of first handshake signal (req) by the presence of second handshake signal (ack) which indicates the readyness of the receiving cell | 101 | 1993 | |
|
|
|||
| 4,967,340 Adaptive processing system having an array of individually configurable processing components | 168 | 1988 | |
|
|
|||
| 6,301,706 Compiler method and apparatus for elimination of redundant speculative computations from innermost loops | 49 | 1998 | |
|
|
|||
| 4,860,201 Binary tree parallel processor | 180 | 1986 | |
|
|
|||
| 5,076,482 Pneumatic point driver | 10 | 1990 | |
|
|
|||
| 5,465,375 Multiprocessor system with cascaded modules combining processors through a programmable logic cell array | 84 | 1993 | |
|
|
|||
| 5,999,990 Communicator having reconfigurable resources | 145 | 1998 | |
|
|
|||
| 4,414,547 Storage logic array having two conductor data column | 68 | 1981 | |
|
|
|||
| 4,852,043 Daisy-chain bus system with truncation circuitry for failsoft bypass of defective sub-bus subsystem | 64 | 1987 | |
|
|
|||
| 6,188,240 Programmable function block | 65 | 1999 | |
|
|
|||
| 6,430,309 Specimen preview and inspection system | 50 | 1998 | |
|
|
|||
| 6,219,833 Method of using primary and secondary processors | 75 | 1998 | |
|
|
|||
| 5,530,873 Method and apparatus for processing interruption | 63 | 1993 | |
|
|
|||
| 5,960,200 System to transition an enterprise to a distributed infrastructure | 247 | 1996 | |
|
|
|||
| 6,421,809 Method for determining a storage bandwidth optimized memory organization of an essentially digital device | 93 | 1999 | |
|
|
|||
| 6,173,434 Dynamically-configurable digital processor using method for relocating logic array modules | 61 | 1997 | |
|
|
|||
| 5,274,593 High speed redundant rows and columns for semiconductor memories | 60 | 1990 | |
|
|
|||
| 4,498,172 System for polynomial division self-testing of digital networks | 94 | 1982 | |
|
|
|||
| 5,125,801 Pumping system | 74 | 1990 | |
|
|
|||
| 4,852,048 Single instruction multiple data (SIMD) cellular array processing apparatus employing a common bus where a first number of bits manifest a first bus portion and a second number of bits manifest a second bus portion | 99 | 1985 | |
|
|
|||
| 6,437,441 Wiring structure of a semiconductor integrated circuit and a method of forming the wiring structure | 83 | 1998 | |
|
|
|||
| 5,966,143 Data allocation into multiple memories for concurrent access | 43 | 1997 | |
|
|
|||
| 2002/0083,308 Data processing device with a configurable functional unit | 42 | 2001 | |
|
|
|||
| 4,959,781 System for assigning interrupts to least busy processor that already loaded same class of interrupt routines | 52 | 1988 | |
|
|
|||
| 5,887,165 Dynamically reconfigurable hardware system for real-time control of processes | 84 | 1997 | |
|
|
|||
| 4,901,268 Multiple function data processor | 81 | 1988 | |
|
|
|||
| 5,418,953 Method for automated deployment of a software program onto a multi-processor architecture | 73 | 1993 | |
|
|
|||
| 5,475,803 Method for 2-D affine transformation of images | 127 | 1992 | |
|
|
|||
| 6,086,628 Power-related hardware-software co-synthesis of heterogeneous distributed embedded systems | 95 | 1998 | |
|
|
|||
| 5,065,308 Processing cell for fault tolerant arrays | 65 | 1991 | |
|
|
|||
| 5,041,924 Removable and transportable hard disk subsystem | 144 | 1988 | |
|
|
|||
| 5,754,827 Method and apparatus for performing fully visible tracing of an emulation | 94 | 1995 | |
|
|
|||
| 5,649,176 Transition analysis and circuit resynthesis method and device for digital circuit modeling | 126 | 1995 | |
|
|
|||
| 5,412,795 State machine having a variable timing mechanism for varying the duration of logical output states of the state machine based on variation in the clock frequency | 40 | 1992 | |
|
|
|||
| 5,865,239 Method for making herringbone gears | 47 | 1997 | |
|
|
|||
| 5,760,602 Time multiplexing a plurality of configuration settings of a programmable switch element in a FPGA | 94 | 1996 | |
|
|
|||
| 2003/0123,579 Viterbi convolutional coding method and apparatus | 55 | 2002 | |
|
|
|||
| 6,282,701 System and method for monitoring and analyzing the execution of computer programs | 278 | 1998 | |
|
|
|||
| 6,092,174 Dynamically reconfigurable distributed integrated circuit processor and method | 110 | 1998 | |
|
|
|||
| 6,665,758 Software sanity monitor | 54 | 1999 | |
|
|
|||
| 4,591,979 Data-flow-type digital processing apparatus | 85 | 1983 | |
|
|
|||
| 5,926,638 Program debugging system for debugging a program having graphical user interface | 65 | 1997 | |
|
|
|||
| 5,537,580 Integrated circuit fabrication using state machine extraction from behavioral hardware description language | 116 | 1994 | |
|
|
|||
| 4,686,386 Power-down circuits for dynamic MOS integrated circuits | 98 | 1985 | |
|
|
|||
| 7,237,087 Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells | 43 | 2002 | |
|
|
|||
| 6,553,395 Reconfigurable processor devices | 45 | 2001 | |
|
|
|||
| 5,418,952 Parallel processor cell computer system | 91 | 1992 | |
|
|
|||
| 4,884,231 Microprocessor system with extended arithmetic logic unit | 35 | 1986 | |
|
|
|||
| 2004/0078,548 Processor architecture | 40 | 2003 | |
|
|
|||
| 5,425,036 Method and apparatus for debugging reconfigurable emulation systems | 229 | 1992 | |
|
|
|||
| 5,475,583 Programmable control system including a logic module and a method for programming | 81 | 1992 | |
|
|
|||
| 5,349,193 Highly sensitive nuclear spectrometer apparatus and method | 69 | 1993 | |
|
|
|||
| 5,442,790 Optimizing compiler for computers | 159 | 1994 | |
|
|
|||
| 4,811,214 Multinode reconfigurable pipeline computer | 210 | 1986 | |
|
|
|||
| 7,249,351 System and method for preparing software for execution in a dynamically configurable hardware environment | 39 | 2000 | |
|
|
|||
| 6,539,438 Reconfigurable computing system and method and apparatus employing same | 63 | 1999 | |
|
|
|||
| 4,972,314 Data flow signal processor method and apparatus | 120 | 1988 | |
|
|
|||
| 6,400,601 Nonvolatile semiconductor memory device | 50 | 2000 | |
|
|
|||
| 6,928,523 Synchronous signal producing circuit for controlling a data ready signal indicative of end of access to a shared memory and thereby controlling synchronization between processor and coprocessor | 40 | 2001 | |
|
|
|||
| 6,374,286 Real time processor capable of concurrently running multiple independent JAVA machines | 265 | 1998 | |
|
|
|||
| 4,882,687 Pixel processor | 76 | 1986 | |
|
|
|||
| 5,497,498 Video processing module using a second programmable logic device which reconfigures a first programmable logic device for data transformation | 199 | 1993 | |
|
|
|||
| 5,473,267 Programmable logic device with memory that can store routing data of logic data | 148 | 1995 | |
|
|
|||
| 5,128,559 Logic block for programmable logic devices | 169 | 1991 | |
|
|
|||
| 5,043,978 Circuit arrangement for telecommunications exchanges | 64 | 1989 | |
|
|
|||
| 5,841,973 Messaging in distributed memory multiprocessing system having shell circuitry for atomic control of message storage queue's tail pointer structure in local memory | 115 | 1996 | |
|
|
|||
| 5,218,302 Interface for coupling an analyzer to a distributorless ignition system | 46 | 1991 | |
|
|
|||
| 6,539,415 Method and apparatus for the allocation of audio/video tasks in a network system | 35 | 1997 | |
|
|
|||
| 5,303,172 Pipelined combination and vector signal processor | 84 | 1988 | |
|
|
|||
| 6,757,892 Method for determining an optimal partitioning of data among several memories | 42 | 2000 | |
|
|
|||
| 6,633,181 Multi-scale programmable array | 68 | 1999 | |
|
|
|||
| 6,378,068 Suspend/resume capability for a protected mode microprocesser | 150 | 1995 | |
|
|
|||
| 6,131,149 Apparatus and method for reading data from synchronous memory with skewed clock pulses | 144 | 1999 | |
|
|
|||
| 5,581,731 Method and apparatus for managing video data for faster access by selectively caching video data | 39 | 1994 | |
|
|
|||
| 5,294,119 Vibration-damping device for a golf club | 107 | 1992 | |
|
|
|||
| 4,720,780 Memory-linked wavefront array processor | 202 | 1985 | |
|
|
|||
| 5,548,773 Digital parallel processor array for optimum path planning | 92 | 1993 | |
|
|
|||
| 6,874,108 Fault tolerant operation of reconfigurable devices utilizing an adjustable system clock | 49 | 2002 | |
|
|
|||
| 4,667,190 Two axis fast access memory | 77 | 1983 | |
|
|
|||
| 4,891,810 Reconfigurable computing device | 90 | 1987 | |
|
|
|||
| 5,123,109 Parallel processor including a processor array with plural data transfer arrangements including (1) a global router and (2) a proximate-neighbor transfer system | 78 | 1990 | |
|
|
|||
| 6,754,805 Method and apparatus for configurable multi-cell digital signal processing employing global parallel configuration | 50 | 2000 | |
|
|
|||
| 5,659,797 Sparc RISC based computer system including a single chip processor with memory management and DMA units coupled to a DRAM interface | 100 | 1992 | |
|
|
|||
| 5,574,930 Computer system and method using functional memory | 119 | 1994 | |
|
|
|||
| 4,571,736 Digital communication system employing differential coding and sample robbing | 43 | 1983 | |
|
|
|||
| 6,389,379 Converification system and method | 121 | 1998 | |
|
|
|||
| 6,321,366 Timing-insensitive glitch-free logic system and method | 103 | 1998 | |
|
|
|||
| 5,828,858 Worm-hole run-time reconfigurable processor field programmable gate array (FPGA) | 130 | 1996 | |
|
|
|||
| 5,860,119 Data-packet fifo buffer system with end-of-packet flags | 66 | 1996 | |
|
|
|||
| 5,301,284 Mixed-resolution, N-dimensional object space method and apparatus | 87 | 1991 | |
|
|
|||
| 5,193,202 Processor array with relocated operand physical address generator capable of data transfer to distant physical processor for each virtual processor while simulating dimensionally larger array processor | 78 | 1990 | |
|
|
|||
| 6,657,457 Data transfer on reconfigurable chip | 50 | 2000 | |
|
|
|||
| 5,924,119 Consistent packet switched memory bus for shared memory multiprocessors | 64 | 1994 | |
|
|
|||
| 5,535,406 Virtual processor module including a reconfigurable programmable matrix | 136 | 1993 | |
| 5,838,165 High performance self modifying on-the-fly alterable logic FPGA, architecture and method | 228 | 1996 | |
| 6,285,624 Multilevel memory access method | 37 | 2000 | |
| 6,398,383 Flashlight carriable on one's person | 56 | 2000 | |
| 2001/0001,860 Adder and multiplier circuits employing logic gates having discrete, weighted inputs and methods of performing combinatorial operations therewith | 34 | 2001 | |
| 2003/0086,300 FPGA coprocessing system | 72 | 2002 | |
| 2009/0132,648 CONTENT DELIVERY AND GLOBAL TRAFFIC MANAGEMENT NETWORK SYSTEM | 2009 | ||
| 2009/0132,648 CONTENT DELIVERY AND GLOBAL TRAFFIC MANAGEMENT NETWORK SYSTEM | 2009 | ||
Patent Citation Ranking
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 3.5 Year Payment | $1600.00 | $800.00 | $400.00 | Aug 2, 2013 |
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Aug 2, 2017 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Aug 2, 2021 |
| Fee | Large entity fee | small entity fee | micro entity fee |
|---|---|---|---|
| Surcharge - 3.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
| Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |