Semiconductor wafer boat for batch processing

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7661544
APP PUB NO 20080185308A1
SERIAL NO

11670111

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A boat is provided for stacking semiconductor wafers vertically in processes in which low friction deposits may coat wafer supporting surfaces. In carbon processes, for example, low friction coatings can form that allow the wafers to slip sideways in the boat, leaving them sufficiently out of alignment to cause wafer breakage in handling. Typical boats for these processes having vertical legs, typically three or four in number, in which aligned notches support each of the wafers. The slots provide enough clearance around the edge of the wafer to facilitate loading and unloading of the wafers without wafer damage, as long as the wafers remain centered. For low friction process environments, each notch is provided with a shallow recess on which the edge of a wafer can rest. The recess adds a low step close to the wafer edge that resists horizontal sliding movement of the wafer. Wafers are loaded by inserting them into the boat in a plane spaced above the steps, then lowered onto the recesses.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TOKYO ELECTRON LIMITED3-1 AKASAKA 5-CHOME MINATO-KU TOKYO 1076325 ?1076325

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Herzog, Frank Niederau, DE 76 1281

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation