Method of erasing non-volatile memory cells
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Feb 23, 2010
Grant Date -
Feb 22, 2007
app pub date -
Aug 17, 2005
filing date -
Aug 17, 2005
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method includes determining groups of rows to erase together in order to minimize the margin loss associated with bake after a large number of program and erasure cycles. The method alternatively includes determining groups of rows to erase together to minimize the width of a resultant erase threshold voltage distribution, erasing the groups together, stopping erasure of a group when the group is erase verified and performing the step of erasing on those groups which were not previously erase verified.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully