System LSI verification system and system LSI verification method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7676774
SERIAL NO

11749468

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

According to one embodiment, a system LSI verification system that verifies a processor module included in a system LSI, the system comprising: a circuit description storage that stores description data that describes a design of the processor module; a verification task generator that generates a verification task file based on the description data and a verification environment specification file in which specifications of a verification environment are described; a test program storage that stores a test program including an environment command function for starting the verification task; and a logical simulator that performs a logical simulation according to the test program.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • KABUSHIKI KAISHA TOSHIBA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kitazawa, Tomoko Yokohama, JP 5 71

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation