Methods and apparatus for implementing parameterizable processors and peripherals

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7676784
APP PUB NO 20060053404A1
SERIAL NO

11256311

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Methods and apparatus are provided for implementing parameterizable processor cores and peripherals on a programmable chip. An input interface such as a wizard allows selection and parameterization of processor cores, peripherals, as well as other modules. The logic description for implementing the modules on a programmable chip can be dynamically generated, allowing extensive parameterization of various modules. Dynamic generation also allows the delivery of device driver logic onto a programmable chip. The logic description can include information for configuring a dynamically generated bus module to allow connectivity between the modules as well as connectivity with other on-chip and off-chip components. The logic description, possibly comprising HDL files, can then be automatically synthesized and provided to tools for downloading the logic description onto a programmable chip.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ALTERA CORPORATIONSAN JOSE CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Allen, Tim Santa Cruz, US 35 708
Fairman, Michael Santa Cruz, US 20 443
Hoyer, Bryan Santa Cruz, US 8 238
Pritchard, Jeffrey Orion Santa Cruz, US 46 668

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation