Misalignment-tolerant multiplexing/demultiplexing architectures
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 23, 2010
Issued Date -
N/A
app pub date -
Apr 30, 2004
filing date -
Apr 30, 2004
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
This disclosure relates to misalignment-tolerant multiplexing/demultiplexing architectures. One architecture enables communication with a conductive-structure array having a narrow spacing and pitch. Another architecture can comprise address elements having a width substantially identical to that of conductive-structures with which each of these address elements is capable of communicating. Another architecture can comprise rows of co-parallel address elements oriented obliquely relative to address lines and/or conductive structures.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully