Hierarchical flush barrier mechanism with deadlock avoidance

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7685371
SERIAL NO

11406550

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A data processing system can establish or maintain data coherency by issuing a data flush operation. The data processing system can be configured as a host executing one or more independent processes using one or more lower level devices. The lower level devices can be viewed as peer devices. Any of the host or the plurality of peer devices can be configured to initiate the flush operation. A device can determine whether the initiator of a flush operation is the host or a peer device. The device can perform a flush limited to local memory, or a subset of all available memory, if a peer device initiates the flush operation.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NVIDIA CORPORATION2788 SAN TOMAS EXPRESSWAY SANTA CLARA CA 95051

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Alfieri, Robert A Chapel Hill, US 46 1103
Duncan, Samuel Hammond Arlington, US 19 409
Edmondson, John H Arlington, US 49 1421
Nuechterlein, David William Longmont, US 7 60
Woodmansee, Michael A Lighthouse Point, US 12 234

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation