Via-first interconnection process using gap-fill during trench formation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7704870
APP PUB NO 20090023287A1
SERIAL NO

12179838

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An interconnection process is described. A substrate having a conductive region formed therein is provided. A dielectric layer is formed on the substrate. A patterned metal hard mask layer having a trench opening is formed on the dielectric layer. A dielectric hard mask layer is formed conformally on the patterned metal hard mask layer and filled in the trench opening. A photoresist pattern is defined to remove a portion of the dielectric hard mask layer and a portion of the dielectric layer to form a first opening in the dielectric layer. The photoresist pattern is removed. A first etching process is performed using the patterned metal hard mask layer as a mask to form a trench and a second opening extending downward from the first opening in the dielectric layer. The second opening exposes the conductive region. A conductive layer is formed in the trench and the second opening.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • UNITED MICROELECTRONICS CORP.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bai, Shi-Jie Singapore, SG 5 23
Ma, Hong Singapore, SG 38 303

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation