Semiconductor device and method of forming through vias with reflowed conductive material

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7741156
APP PUB NO 20090294914A1
SERIAL NO

12127417

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device is made by providing a first semiconductor wafer having semiconductor die. A gap is made between the semiconductor die. An insulating material is deposited in the gap. A portion of the insulating material is removed to form a first through hole via (THV). A conductive lining is conformally deposited in the first THV. A solder material is disposed above the conductive lining of the first THV. A second semiconductor wafer having semiconductor die is disposed over the first wafer. A second THV is formed in a gap between the die of the second wafer. A conductive lining is conformally deposited in the second THV. A solder material is disposed above the second THV. The second THV is aligned to the first THV. The solder material is reflowed to form the conductive vias within the gap. The gap is singulated to separate the semiconductor die.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • STATS CHIPPAC PTE. LTE.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chua, Linda Pei Ee Singapore, SG 133 2725
Do, Byung Tai Singapore, SG 246 5098
Pagaila, Reza A Singapore, SG 161 5935

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation