Method for manufacturing a thin film transistor including forming impurity regions by diagonal doping

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7745293
SERIAL NO

11148289

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

It is an object of the present invention to manufacture a thin film transistor having a required property without complicating steps and devices. It is another object of the present invention to provide a technique for manufacturing a semiconductor device having high reliability and better electrical characteristics with a higher yield at lower cost. In the present invention, a lightly doped impurity region is formed in a source region side or a drain region side of a semiconductor layer covered with a gate electrode layer in a thin film transistor. The semiconductor layer is doped diagonally to the surface thereof using the gate electrode layer as a mask to form the lightly doped impurity region. Therefore, the properties of the thin film transistor can be minutely controlled.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SEMICONDUCTOR ENERGY LABORATORY CO LTDKANAGAWA KANAGAWA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Godo, Hiromichi Atsugi, JP 174 4071
Isobe, Atsuo Atsugi, JP 213 5332
Yamaguchi, Tetsuji Atsugi, JP 216 2209
Yamazaki, Shunpei Setagaya, JP 7534 239327

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation