Incrementally adjustable skew and duty cycle correction for clock signals within a clock distribution network
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jul 27, 2010
Grant Date -
N/A
app pub date -
Mar 21, 2006
filing date -
Mar 21, 2006
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A system and method for using variable delay adjusters located at various points across an integrated circuit to measure clock skew and jitter for clock signals of the integrated circuit. A delay controller of the integrated circuit may measure and compensate for clock skew detected between two clock signals by configuring variable delay adjusters located inline with the respective clock signals. Such a delay controller may also use the variable delay adjusters to correct duty cycle errors in a clock signal and may further utilize the variable delay adjusters to measure and characterize jitter detected on the clock signals.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully