Memory systems, on-die termination (ODT) circuits, and method of ODT control
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 31, 2010
Grant Date -
Jul 3, 2008
app pub date -
Oct 17, 2007
filing date -
Dec 4, 2006
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
According to one aspect, an on-die termination (ODT) circuit is controlled during transition from a first power mode to a second power mode of a memory device. The transition from an asynchronous ODT circuit path to a synchronous ODT circuit path is delayed to compensate for an operational latency of a delay locked loop (DLL) circuit.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully