Microelectronic die including locking bump and method of making same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7800225
SERIAL NO

11761060

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A microelectronic die and a method of providing same. The die includes a die substrate having an active surfaces and a locking bump on the active surface of the die substrate. The locking bump defines a recess adapted to receive therein a solder bump of a package substrate such that an apex of the solder bump contacts a bottom of the recess.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INTEL CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Choi, Seon-ho Phoenix, US 1 7

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation