Methods and apparatus for synchronizing with a clock signal
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 12, 2010
Grant Date -
May 7, 2009
app pub date -
Dec 29, 2008
filing date -
May 19, 2005
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Clock synchronization and skew adjustment circuits that utilize differing unit delay elements in their delay lines in either a graduated or a stepped unit time delay arrangement are for synchronizing with a clock signal. These graduated or a stepped unit time delays allow reduction in the number of the fine unit delay elements of the delay lines by placing a fine delay element granularity at the most critical timings to sense and adjust for the portion of the clock signal time period that are high speed or critical.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully