Fair round robin scheduler for network systems

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7817640
SERIAL NO

11027283

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A scheduler for use in a computer network system which provides an order 1 level of complexity, while maintaining proportional fairness and a constant normalized worst-case fair index to create short term and long-term fairness among backlogged flows. The scheduler utilizes an intra-class scheduling algorithm to obtain the benefits of a round robin scheduler and an inter-class scheduling algorithm to obtain the benefits of timestamp based scheduler.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FLORIDA STATE UNIVERSITY2035 EAST PAUL DIRAC DRIVE 109 HERB MORGAN BUILDING TALLAHASSEE FL 32310 UNITED STATES OF AMERICA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Duan, Zhenhai Tallahassee, US 8 83
Yuan, Xin Tallahassee, US 118 2064

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation