
US Patent No: 7,836,252
Number of patents in Portfolio can not be more than 2000
System and method for optimizing interconnections of memory devices in a multichip module
Stats
-
Nov 16, 2010
Issued date -
Aug 29, 2002
filing date -
10/232,842
serial no -
In Force
status
Importance
Abstract
An apparatus and method couples memory devices in a memory module to a memory hub on the module such that signals traveling from the hub to the devices have the same propagation time regardless of which device is involved. The hub receives memory signals from a controller over a high speed data link which the hub translates into electrical data, command and address signals. These signals are applied to the memory devices over busses having equivalent path lengths. The busses may also be used by the memory devices to apply data signals to the memory hub. Such data signals can be converted by the memory hub into memory signals and applied to the controller over the high speed data link. In one example, the memory hub is located in the center of the memory module.
First Claim
Related Publications
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 5,307,381 Skew-free clock signal distribution network in a microprocessor | 142 | 1991 | |
| 5,729,709 Memory controller with burst addressing circuit | 141 | 1996 | |
| 6,092,158 Method and apparatus for arbitrating between command streams | 182 | 1997 | |
| 6,144,327 Programmably interconnected programmable devices | 109 | 1997 | |
| 6,185,676 Method and apparatus for performing early branch prediction in a microprocessor | 92 | 1997 | |
| 6,587,912 Method and apparatus for implementing multiple memory buses on a memory module | 254 | 1998 | |
| 6,910,109 Tracking memory page state | 96 | 1998 | |
| 6,208,180 Core clock correction in a 2/N mode clocking scheme | 94 | 1998 | |
| 6,226,729 Method and apparatus for configuring and initializing a memory device and a memory channel | 63 | 1998 | |
| 6,434,639 System for combining requests associated with one or more memory locations that are collectively associated with a single cache line to furnish a single memory operation | 127 | 1998 | |
| 6,438,622 Multiprocessor system including a docking system | 148 | 1998 | |
| 6,349,363 Multi-section cache with different attributes for each section | 146 | 1998 | |
| 6,191,663 Echo reduction on bit-serial, multi-drop bus | 126 | 1998 | |
| 6,367,074 Operation of a system | 162 | 1998 | |
| 6,598,154 Precoding branch instructions to reduce branch-penalty in pipelined processors | 118 | 1998 | |
| 6,285,349 Correcting non-uniformity in displays | 143 | 1999 | |
| 6,433,785 Method and apparatus for improving processor to graphics device throughput | 76 | 1999 | |
| 6,449,308 High-speed digital distribution system | 143 | 1999 | |
| 6,434,736 Location based timing scheme in memory design | 117 | 1999 | |
| 6,629,220 Method and apparatus for dynamic arbitration between a first queue and a second queue based on a high priority transaction type | 137 | 1999 | |
| 6,501,471 Volume rendering | 118 | 1999 | |
| 6,496,193 Method and apparatus for fast loading of texture data into a tiled memory | 80 | 1999 | |
| 6,628,294 Prefetching of virtual-to-physical address translation for display data | 128 | 1999 | |
| 6,823,023 Serial bus communication system | 112 | 2000 | |
| 6,728,800 Efficient performance based scheduling mechanism for handling multiple TLB operations | 115 | 2000 | |
| 6,594,722 Mechanism for managing multiple out-of-order packet streams in a PCI host bridge | 117 | 2000 | |
| 6,799,268 Branch ordering buffer | 112 | 2000 | |
| 6,754,812 Hardware predication for conditional instruction path branching | 115 | 2000 | |
| 6,477,614 Method for implementing multiple memory buses on a memory module | 215 | 2000 | |
| 6,453,393 Method and apparatus for interfacing to a computer memory | 114 | 2000 | |
| 6,523,092 Cache line replacement policy enhancement to avoid memory page thrashing | 132 | 2000 | |
| 6,523,093 Prefetch buffer allocation and filtering system | 137 | 2000 | |
| 6,658,509 Multi-tier point-to-point ring memory interface | 188 | 2000 | |
| 6,622,227 Method and apparatus for utilizing write buffers in memory control/interface | 151 | 2000 | |
| 6,636,957 Method and apparatus for configuring and initializing a memory device and a memory channel | 66 | 2001 | |
| 6,792,496 Prefetching data for peripheral component interconnect devices | 115 | 2001 | |
| 6,681,292 Distributed read and write caching implementation for optimized input/output applications | 159 | 2001 | |
| 6,718,440 Memory access latency hiding with hint buffer | 114 | 2001 | |
| 6,470,422 Buffer memory management in a system having multiple execution entities | 139 | 2001 | |
| 7,024,547 Method and system for initializing a hardware device | 41 | 2001 | |
| 6,775,747 System and method for performing page table walks on speculative software prefetch operations | 166 | 2002 | |
| 6,661,943 Fiber-free optical interconnect system for chip-to-chip signaling | 36 | 2002 | |
| 6,795,899 Memory system with burst length shorter than prefetch length | 154 | 2002 | |
| 6,735,682 Apparatus and method for address calculation | 112 | 2002 | |
| 2004/0128,421 Apparatus and method for providing upgraded system memory for mobile platforms using mobile docking stations | 41 | 2002 | |
| 6,793,408 Module interface with optical and electrical interconnects | 49 | 2002 | |
| 2004/0022,094 Cache usage for concurrent multiple streams | 143 | 2003 | |
|
|
|||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
| 2002/0131,402 Registering an IP phone with an IP phone switch | 2001 | ||
|
|
|||
| 5,966,724 Synchronous memory device with dual page and burst mode operations | 223 | 1996 | |
| 6,073,190 System for dynamic buffer allocation comprising control logic for controlling a first address buffer and a first data buffer as a matched pair | 136 | 1997 | |
| 6,243,769 Dynamic buffer allocation for a computer system | 134 | 1997 | |
| 5,987,196 Semiconductor structure having an optical signal path in a substrate and method for forming the same | 156 | 1997 | |
| 6,615,325 Method for switching between modes of operation | 123 | 1997 | |
| 6,405,280 Packet-oriented synchronous DRAM interface supporting a plurality of orderings for data block transfers within a burst sequence | 126 | 1998 | |
| 6,453,377 Computer including optical interconnect, memory unit, and method of assembling a computer | 52 | 1998 | |
| 5,973,935 Interdigitated leads-over-chip lead frame for supporting an integrated circuit die | 154 | 1998 | |
| 6,061,263 Small outline rambus in-line memory module | 129 | 1998 | |
| 6,460,114 Storing a flushed cache line in a memory buffer of a controller | 74 | 1999 | |
| 6,552,564 Technique to reduce reflections and ringing on CMOS interconnections | 128 | 1999 | |
| 6,647,470 Memory device having posted write per command | 70 | 2000 | |
| 6,721,195 Reversed memory module socket and motherboard incorporating same | 124 | 2001 | |
| 2003/0043,426 Optical interconnect in high-speed memory systems | 131 | 2001 | |
| 6,804,764 Write clock and data window tuning based on rank select | 148 | 2002 | |
| 6,715,018 Computer including installable and removable cards, optical interconnection between cards, and method of assembling a computer | 108 | 2002 | |
| 2004/0044,833 System and method for optimizing interconnections of memory devices in a multichip module | 103 | 2002 | |
| 6,982,892 Apparatus and methods for a physical layout of simultaneously sub-accessible memory modules | 76 | 2003 | |
| 2005/0210,185 System and method for organizing data transfers with memory hub memory modules | 38 | 2004 | |
| 7,171,508 Dual port memory with asymmetric inputs and outputs, device, system and method | 24 | 2004 | |
|
|
|||
| 5,251,303 System for DMA block data transfer based on linked control blocks | 174 | 1989 | |
| 5,497,476 Scatter-gather in data processing system | 157 | 1993 | |
| 5,544,345 Coherence controls for store-multiple shared data coordinated by cache directory entries in a shared electronic storage | 353 | 1993 | |
| 5,875,454 Compressed data cache storage system | 144 | 1996 | |
| 5,872,944 Bus with request-dependent matching of the bandwidth available in both directions | 26 | 1996 | |
| 5,818,984 Optoelectronic interconnection of integrated circuits | 53 | 1996 | |
| 6,078,451 Method and apparatus for adjusting data window phase when retrieving data stored on a recording medium | 38 | 1997 | |
| 6,111,757 SIMM/DIMM memory module | 123 | 1998 | |
| 6,038,630 Shared access control device for integrated system with multiple functional units accessing external structures over multiple data buses | 90 | 1998 | |
| 6,487,556 Method and system for providing an associative datastore within a data processing system | 58 | 1998 | |
| 6,229,712 Printed circuit board for coupling surface mounted optoelectric semiconductor devices | 44 | 1999 | |
| 6,772,261 Interface that allows testing and using memory modules in computer systems not designed for the modules | 44 | 2000 | |
| 6,807,630 Method for fast reinitialization wherein a saved system image of an operating system is transferred into a primary memory from a secondary memory | 130 | 2000 | |
| 2001/0034,839 Method and apparatus for secure transmission of data and applications | 100 | 2000 | |
| 6,711,652 Non-uniform memory access (NUMA) data processing system that provides precise notification of remote deallocation of modified data | 22 | 2001 | |
| 6,980,748 SiGe or germanium flip chip optical receiver | 26 | 2001 | |
| 6,752,539 Apparatus and system for providing optical bus interprocessor interconnection | 31 | 2002 | |
|
|
|||
| 6,804,760 Method for determining a type of memory present in a system | 127 | 1995 | |
| 5,808,897 Integrated circuit device having interchangeable terminal connection | 20 | 1996 | |
| 6,272,609 Pipelined memory controller | 156 | 1998 | |
| 6,029,250 Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same | 319 | 1998 | |
| 6,430,696 Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same | 140 | 1998 | |
| 6,401,213 Timing circuit for high speed memory | 156 | 1999 | |
| 6,760,833 Split embedded DRAM processor | 146 | 2000 | |
| 6,785,780 Distributed processor memory module and method | 74 | 2000 | |
| 6,697,926 Method and apparatus for determining actual write latency and accurately aligning the start of data capture with the arrival of data at a memory device | 146 | 2001 | |
| 6,490,188 Semiconductor devices having mirrored terminal arrangements, devices including same, and methods of testing such semiconductor devices | 134 | 2001 | |
| 6,662,304 Method and apparatus for bit-to-bit timing correction of a high speed memory bus | 125 | 2002 | |
| 6,754,117 System and method for self-testing and repair of memory modules | 124 | 2002 | |
| 6,820,181 Method and system for controlling memory accesses to memory modules having a memory hub architecture | 128 | 2002 | |
| 6,584,543 Reconfigurable memory with selectable error correction storage | 84 | 2002 | |
| 6,961,259 Apparatus and methods for optically-coupled memory systems | 38 | 2003 | |
| 7,120,723 System and method for memory hub-based expansion bus | 23 | 2004 | |
| 7,206,887 System and method for memory hub-based expansion bus | 38 | 2006 | |
|
|
|||
| 4,831,520 Bus interface circuit for digital data processor | 96 | 1987 | |
| 5,432,907 Network hub with integrated bridge | 286 | 1992 | |
| 5,502,621 Mirrored pin assignment for two sided multi-chip layout | 148 | 1994 | |
| 5,796,413 Graphics controller utilizing video memory to provide macro command capability and enhanched command buffering | 146 | 1995 | |
| 5,887,159 Dynamically determining instruction hint fields | 103 | 1996 | |
| 5,787,475 Controlled prefetching of data requested by a peripheral | 51 | 1997 | |
| 6,076,139 Multimedia computer architecture with multi-channel concurrent memory access | 169 | 1997 | |
| 6,223,301 Fault tolerant memory | 139 | 1997 | |
| 5,889,714 Adaptive precharge management for synchronous DRAM | 66 | 1997 | |
| 6,286,083 Computer system with adaptive memory arbitration scheme | 155 | 1998 | |
| 6,219,725 Method and apparatus for performing direct memory access transfers involving non-sequentially-addressable memory locations | 107 | 1998 | |
| 6,243,831 Computer system with power loss protection mechanism | 165 | 1998 | |
| 6,389,514 Method and computer system for speculatively closing pages in memory | 118 | 1999 | |
| 6,826,160 Dynamic bandwidth allocation through multi-channel time slot assignment and migration for broadband access | 26 | 1999 | |
| 6,370,611 Raid XOR operations to synchronous DRAM using a read buffer and pipelining of synchronous DRAM burst read data | 81 | 2000 | |
| 6,631,440 Method and apparatus for scheduling memory calibrations based on transactions | 131 | 2000 | |
|
|
|||
| 5,243,703 Apparatus for synchronously generating clock signals in a data processing system | 352 | 1992 | |
| 5,606,717 Memory circuitry having bus interface for receiving information in packets and access time registers | 216 | 1992 | |
| 5,355,391 High speed bus system | 307 | 1992 | |
| 5,319,755 Integrated circuit I/O using high performance bus interface | 269 | 1992 | |
| 5,432,823 Method and circuitry for minimizing clock-data skew in a bus system | 330 | 1994 | |
| 5,638,334 Integrated circuit I/O using a high performance bus interface | 141 | 1995 | |
| 5,928,343 Memory module having memory devices containing internal device ID registers and method of initializing same | 215 | 1998 | |
| 6,502,161 Memory system including a point-to-point linked memory subsystem | 306 | 2000 | |
| 6,266,730 High-frequency bus system | 92 | 2000 | |
| 6,889,304 Memory device supporting a dynamically configurable core organization | 127 | 2002 | |
| 6,950,956 Integrated circuit with timing adjustment mechanism and method | 83 | 2003 | |
| 7,000,062 System and method featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices | 75 | 2005 | |
|
|
|||
| 6,457,116 Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements | 130 | 1999 | |
| 6,526,498 Method and apparatus for retiming in a network of multiple context processing elements | 62 | 2000 | |
| 6,735,679 Apparatus and method for optimizing access to memory | 137 | 2000 | |
| 6,526,483 Page open hint in transactions | 84 | 2000 | |
| 7,062,595 Integrated gigabit ethernet PCI-X controller | 52 | 2002 | |
| 6,553,479 Local control of multiple context processing elements with major contexts and minor contexts | 93 | 2002 | |
| 6,751,722 Local control of multiple context processing elements with configuration contexts | 81 | 2003 | |
|
|
|||
| 5,566,325 Method and apparatus for adaptive memory access | 139 | 1994 | |
| 5,638,534 Memory controller which executes read and write commands out of order | 110 | 1995 | |
| 6,067,649 Method and apparatus for a low power self test of a memory subsystem | 61 | 1998 | |
| 2001/0039,612 Apparatus and method for fast booting | 121 | 2000 | |
| 6,370,068 Semiconductor memory devices and methods for sampling data therefrom based on a relative position of a memory cell array section containing the data | 116 | 2001 | |
| 6,667,895 Integrated circuit device and module with integrated circuits | 137 | 2002 | |
| 2004/0268,009 Transceiving network controller and method for controlling buffer memory allocation and data flow | 27 | 2004 | |
|
|
|||
| 4,608,702 Method for digital clock recovery from Manchester-encoded signals | 105 | 1984 | |
| 6,247,107 Chipset configured to perform data-directed prefetching | 140 | 1998 | |
| 6,681,301 System for controlling multiple memory types | 50 | 2001 | |
| 2004/0230,718 System including a host connected to a plurality of memory modules via a serial memory interconnet | 115 | 2004 | |
| 2005/0071,542 Prefetch mechanism for use in a system including a host connected to a plurality of memory modules via a serial memory interconnect | 154 | 2004 | |
| 2005/0166,006 System including a host connected serially in a chain to one or more memory modules that include a cache | 101 | 2004 | |
|
|
|||
| 5,544,319 Fiber optic memory coupling system with converter transmitting and receiving bus data in parallel fashion and diagnostic data in serial fashion | 137 | 1994 | |
| 5,465,229 Single in-line memory module | 159 | 1994 | |
| 5,875,352 Method and apparatus for multiple channel direct memory access control | 149 | 1995 | |
| 5,973,951 Single in-line memory module | 172 | 1997 | |
| 6,845,409 Data exchange methods for a switch which selectively forms a communication channel between a processing unit and multiple devices | 101 | 2000 | |
| 6,949,406 Method and apparatus for optically aligning integrated circuit devices | 22 | 2004 | |
|
|
|||
| 6,366,375 Optical-signal transmission apparatus and method, and signal processing apparatus | 33 | 1998 | |
| 6,552,304 Temperature control method and system for thermal fixing unit, and image forming apparatus | 32 | 1998 | |
| 6,493,784 Communication device, multiple bus control device and LSI for controlling multiple bus | 29 | 1999 | |
| 6,651,139 Multiprocessor system | 54 | 2000 | |
| 2001/0023,474 Array storage device and information processing system | 35 | 2000 | |
|
|
|||
| 4,245,306 Selection of addressed processor in a multi-processor network | 180 | 1978 | |
| 4,253,144 Multi-processor communication network | 169 | 1978 | |
| 4,253,146 Module for coupling computer-processors | 159 | 1978 | |
| 4,240,143 Hierarchical multi-processor network for memory sharing | 185 | 1978 | |
| 5,832,250 Multi set cache structure having parity RAMs holding parity bits for tag data and for status data utilizing prediction circuitry that predicts and generates the needed parity bits | 123 | 1996 | |
|
|
|||
| 6,201,724 Semiconductor memory having improved register array access speed | 122 | 1999 | |
| 6,381,190 Semiconductor memory device in which use of cache can be selected | 127 | 2000 | |
| 6,330,205 Virtual channel synchronous dynamic random access memory | 125 | 2000 | |
| 6,707,726 Register without restriction of number of mounted memory devices and memory module having the same | 31 | 2002 | |
|
|
|||
| 6,405,273 Data processing device with memory coupling unit | 37 | 1998 | |
| 6,507,899 Interface for a memory unit | 29 | 1999 | |
| 6,256,253 Memory device with support for unaligned access | 28 | 2000 | |
| 2003/0217,223 Combined command set | 95 | 2002 | |
|
|
|||
| 5,414,819 Optical interconnection network | 35 | 1992 | |
| 5,532,856 Planar optical mesh-connected tree interconnect network | 54 | 1994 | |
| 6,347,055 Line buffer type semiconductor memory device capable of direct prefetch and restore operations | 124 | 2000 | |
| 6,373,777 Semiconductor memory | 125 | 2001 | |
|
|
|||
| 5,442,770 Triple port cache memory | 130 | 1993 | |
| 6,167,486 Parallel access virtual channel memory system with cacheable channels | 148 | 1996 | |
| 6,327,642 Parallel access virtual channel memory system | 132 | 1999 | |
| 6,477,621 Parallel access virtual channel memory system | 132 | 1999 | |
|
|
|||
| 5,710,733 Processor-inclusive memory module | 91 | 1996 | |
| 6,249,802 Method, system, and computer program product for allocating physical memory in a distributed shared memory network | 123 | 1997 | |
| 6,496,909 Method for managing concurrent access to virtual memory data structures | 143 | 1999 | |
| 6,816,947 System and method for memory arbitration | 122 | 2001 | |
|
|
|||
| 6,026,226 Local compilation in context within a design hierarchy | 91 | 1997 | |
| 6,344,664 Electro-optical transceiver system with controlled lateral leakage and method of making it | 38 | 2000 | |
| 6,567,963 Wafer scale integration and remoted subsystems using opto-electronic transceivers | 30 | 2000 | |
|
|
|||
| 6,751,703 Data storage systems and methods which utilize an on-board cache | 121 | 2000 | |
| 6,623,177 Systems and methods for providing fiber optic communications between circuit boards | 32 | 2001 | |
| 6,904,556 Systems and methods which utilize parity sets | 44 | 2001 | |
|
|
|||
| 5,963,942 Pattern search apparatus and method | 64 | 1996 | |
| 6,256,692 CardBus interface circuit, and a CardBus PC having the same | 147 | 1998 | |
| 6,343,171 Systems based on opto-electronic substrates with electrical and optical interconnections and methods for making | 174 | 1999 | |
|
|
|||
| 5,818,844 Address generation and data path arbitration to and from SRAM to accommodate multiple transmitted packets | 128 | 1996 | |
| 6,493,803 Direct memory access controller with channel width configurability support | 94 | 1999 | |
| 7,016,213 Method for initializing a system including a host and plurality of memory modules connected via a serial memory interconnect | 44 | 2004 | |
|
|
|||
| 5,241,506 Semiconductor memory circuit apparatus | 119 | 1990 | |
| 5,269,022 Method and apparatus for booting a computer system by restoring the main memory from a backup memory | 209 | 1991 | |
| 5,479,370 Semiconductor memory with bypass circuit | 139 | 1995 | |
|
|
|||
| 5,715,456 Method and apparatus for booting a computer system without pre-installing an operating system | 235 | 1995 | |
| 5,577,220 Method for saving and restoring the state of a CPU executing code in protected mode including estimating the value of the page table base register | 129 | 1995 | |
| 6,098,158 Software-enabled fast boot | 161 | 1997 | |
|
|
|||
| 6,067,262 Redundancy analysis for embedded memories with built-in self test and built-in self repair | 235 | 1998 | |
| 6,294,937 Method and apparatus for self correcting parallel I/O circuitry | 129 | 1999 | |
| 6,646,929 Methods and structure for read data synchronization with minimal latency | 145 | 2001 | |
|
|
|||
| 6,101,151 Synchronous semiconductor memory device employing temporary data output stop scheme | 42 | 1998 | |
| 6,636,110 Internal clock generating circuit for clock synchronous semiconductor memory device | 153 | 1999 | |
| 6,246,618 Semiconductor integrated circuit capable of testing and substituting defective memories and method thereof | 139 | 2000 | |
|
|
|||
| 6,462,978 Method of designing semiconductor integrated circuit device and semiconductor integrated circuit device | 138 | 2001 | |
| 6,479,322 Semiconductor device with two stacked chips in one resin body and method of producing | 122 | 2002 | |
| 6,771,538 Semiconductor integrated circuit and nonvolatile memory element | 129 | 2003 | |
|
|
|||
| 4,443,845 Memory system having a common interface | 112 | 1980 | |
| 6,594,713 Hub interface unit and application unit interfaces for expanded direct memory access processor | 153 | 2000 | |
| 6,366,529 Fast FiFo memory storage system | 32 | 2000 | |
|
|
|||
| 5,379,382 Uni and bi-directional signal transfer modes in peripheral controller and method of operating same | 115 | 1992 | |
| 6,421,744 Direct memory access controller and method therefor | 131 | 1999 | |
|
|
|||
| 4,930,128 Method for restart of online computer system and apparatus for carrying out the same | 124 | 1988 | |
| 6,789,173 Node controller for performing cache coherence control and memory-shared multiprocessor system | 117 | 2000 | |
|
|
|||
| 5,706,224 Content addressable memory and random access memory partition circuit | 174 | 1996 | |
| 6,665,202 Content addressable memory (CAM) devices that can identify highest priority matches in non-sectored CAM arrays and methods of operating same | 104 | 2001 | |
|
|
|||
| 6,105,088 Backplane assembly for electronic circuit modules providing electronic reconfigurable connectivity of digital signals and manual reconfigurable connectivity power, optical and RF signals | 33 | 1998 | |
| 6,792,059 Early/on-time/late gate bit synchronizer | 116 | 2000 | |
|
|
|||
| 6,590,816 Integrated memory and method for testing and repairing the integrated memory | 129 | 2002 | |
| 6,724,685 Configuration for data transmission in a semiconductor memory system, and relevant data transmission method | 124 | 2002 | |
|
|
|||
| 6,134,624 High bandwidth cache system | 133 | 1998 | |
| 6,301,637 High performance data paths | 144 | 1998 | |
|
|
|||
| 5,327,553 Fault-tolerant computer system with /CONFIG filesystem | 135 | 1992 | |
| 5,317,752 Fault-tolerant computer system with auto-restart after power-fall | 193 | 1992 | |
|
|
|||
| 6,105,075 Scatter gather memory system for a hardware accelerated command interpreter engine | 142 | 1998 | |
|
|
|||
| 6,088,774 Read/write timing for maximum utilization of bidirectional read/write bus | 81 | 1997 | |
|
|
|||
| 6,434,696 Method for quickly booting a computer system | 159 | 1999 | |
|
|
|||
| 5,819,304 Random access memory assembly | 132 | 1997 | |
|
|
|||
| 6,438,668 Method and apparatus for reducing power consumption in a digital processing system | 138 | 1999 | |
|
|
|||
| 6,539,490 Clock distribution without clock delay or skew | 133 | 1999 | |
|
|
|||
| 6,956,996 Tri-state optical systems and methods | 36 | 2002 | |
|
|
|||
| 6,816,931 Upstream peripheral device serving as a USB host | 42 | 2002 | |
|
|
|||
| 6,829,398 Optical waveguide apparatus | 36 | 2002 | |
|
|
|||
| 4,707,823 Fiber optic multiplexed data acquisition system | 124 | 1986 | |
|
|
|||
| 6,229,727 Method and apparatus for support of multiple memory devices in a single memory socket architecture | 64 | 1998 | |
|
|
|||
| 6,599,031 Optical/electrical interconnects and package for high speed signaling | 32 | 2001 | |
|
|
|||
| 6,570,429 Method and apparatus for providing a clock signal to a semiconductor chip | 37 | 2000 | |
|
|
|||
| 6,167,465 System for managing multiple DMA connections between a peripheral device and a memory and performing real-time operations on data carried by a selected DMA connection | 142 | 1998 | |
|
|
|||
| 6,473,828 Virtual channel synchronous dynamic random access memory | 131 | 1999 | |
|
|
|||
| 5,423,009 Dynamic sizing bus controller that allows unrestricted byte enable patterns | 48 | 1994 | |
|
|
|||
| 5,978,567 System for distribution of interactive multimedia and linear programs by enabling program webs which include control scripts to define presentation by client transceiver | 182 | 1994 | |
|
|
|||
| 4,809,232 High speed, very large (8 megabyte) first in/first out buffer memory (FIFO) | 34 | 1986 | |
|
|
|||
| 6,564,329 System and method for dynamic clock generation | 162 | 1999 | |
|
|
|||
| 6,661,940 Apparatus and method for rebroadcasting signals in an optical backplane bus system | 58 | 2001 | |
|
|
|||
| 6,031,241 Capillary discharge extreme ultraviolet lamp source for EUV microlithography and other related applications | 192 | 1997 | |
|
|
|||
| 5,822,255 Semiconductor integrated circuit for supplying a control signal to a plurality of object circuits | 150 | 1997 | |
|
|
|||
| 6,721,187 Multi-layered high density connections | 36 | 2001 | |
|
|
|||
| 6,756,661 Semiconductor device, a semiconductor module loaded with said semiconductor device and a method of manufacturing said semiconductor device | 157 | 2001 | |
|
|
|||
| 6,392,653 Device for processing acquisition data, in particular image data | 124 | 1999 | |
|
|
|||
| 6,128,703 Method and apparatus for memory prefetch operation of volatile non-coherent data | 99 | 1997 | |
|
|
|||
| 6,477,592 System for I/O interfacing for semiconductor chip utilizing addition of reference element to each data element in first data stream and interpret to recover data elements of second data stream | 185 | 1999 | |
|
|
|||
| 5,687,325 Application specific field programmable gate array | 222 | 1996 | |
|
|
|||
| 5,608,264 Surface mountable integrated circuit with conductive vias | 139 | 1995 | |
|
|
|||
| 6,947,672 High-speed optical data links | 44 | 2003 | |
|
|
|||
| 5,313,590 System having fixedly priorized and grouped by positions I/O lines for interconnecting router elements in plurality of stages within parrallel computer | 63 | 1990 | |
|
|
|||
| 5,748,616 Data link module for time division multiplexing control systems | 96 | 1995 | |
|
|
|||
| 7,106,973 Apparatus and method for use in free-space optical communication comprising optically aligned components integrated on circuit boards | 31 | 2002 | |
|
|
|||
| 5,623,534 Method and apparatus for exchanging administrative information between local area networks | 53 | 1995 | |
|
|
|||
| 6,401,149 Methods for context switching within a disk controller | 114 | 2000 | |
|
|
|||
| 6,137,709 Small outline memory module | 138 | 2000 | |
|
|
|||
| 5,831,467 Termination circuit with power-down mode for use in circuit module architecture | 87 | 1996 | |
|
|
|||
| 5,493,437 External communication link for a credit card pager | 58 | 1993 | |
|
|
|||
| 6,751,113 Arrangement of integrated circuits in a memory module | 137 | 2002 | |
|
|
|||
| 6,175,571 Distributed memory switching hub | 164 | 1997 | |
|
|
|||
| 6,023,726 User configurable prefetch control system for enabling client to prefetch documents from a network server | 170 | 1998 | |
|
|
|||
| 5,581,767 Bus structure for multiprocessor system having separated processor section and control/memory section | 182 | 1994 | |
|
|
|||
| 6,793,411 Method and apparatus for communicating signals with an optical fiber | 22 | 2003 | |
|
|
|||
| 7,136,953 Apparatus, system, and method for bus link width optimization | 82 | 2003 | |
|
|
|||
| 6,434,654 System bus with a variable width selectivity configurable at initialization | 73 | 1999 | |
|
|
|||
| 6,125,431 Single-chip microcomputer using adjustable timing to fetch data from an external memory | 122 | 1997 | |
|
|
|||
| 7,035,212 Method and apparatus for end to end forwarding architecture | 71 | 2001 | |
|
|
|||
| 6,079,008 Multiple thread multiple data predictive coded parallel processing system and method | 200 | 1998 | |
|
|
|||
| 6,910,812 Small-scale optoelectronic package | 63 | 2002 | |
|
|
|||
| 6,463,059 Direct memory access execution engine with indirect addressing of circular queues in addition to direct memory addressing | 164 | 1998 | |
|
|
|||
| 5,659,798 Method and system for initiating and loading DMA controller registers by using user-level programs | 181 | 1996 | |
|
|
|||
| 4,953,930 CPU socket supporting socket-to-socket optical communications | 125 | 1989 | |
|
|
|||
| 6,505,287 Virtual channel memory access controlling circuit | 122 | 2000 | |
|
|
|||
| 6,011,741 Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems | 118 | 1998 | |
|
|
|||
| 6,185,352 Optical fiber ribbon fan-out cables | 124 | 2000 | |
|
|
|||
| 4,825,208 Method for flow control of data within a meshed data network | 27 | 1987 | |
|
|
|||
| 6,961,834 Method and apparatus for scheduling of requests to dynamic random access memory device | 30 | 2001 | |
|
|
|||
| 6,131,149 Apparatus and method for reading data from synchronous memory with skewed clock pulses | 144 | 1999 | |
|
|
|||
| 4,823,403 System for optically transmitting data between circuit packs, such as printed circuit boards | 28 | 1987 | |
|
|
|||
| 6,186,400 Bar code reader with an integrated scanning component module mountable on printed circuit board | 142 | 1998 | |
|
|
|||
| 6,061,296 Multiple data clock activation with programmable delay for use in multiple CAS latency memory devices | 153 | 1998 | |
|
|
|||
| 6,799,246 Memory interface for reading/writing data from/to a memory | 145 | 1997 | |
|
|
|||
| 2002/0178,319 Optical bus arrangement for computer system | 79 | 2002 | |
|
|
|||
| 4,891,808 Self-synchronizing multiplexer | 100 | 1987 | |
|
|
|||
| 4,813,772 Electro-optical interface | 36 | 1987 | |
|
|
|||
| 6,233,376 Embedded fiber optic circuit boards and integrated circuits | 142 | 1999 | |
|
|
|||
| 6,356,573 Vertical cavity surface emitting laser | 124 | 1999 | |
|
|
|||
| 5,461,627 Access protocol for a common channel wireless network | 253 | 1991 | |
|
|
|||
| 6,033,951 Process for fabricating a storage capacitor for semiconductor memory devices | 125 | 1996 | |
|
|
|||
| 4,724,520 Modular multiport data hub | 156 | 1985 | |
|
|
|||
| 7,016,606 Error mitigation system using line coding for optical WDM communications | 36 | 2001 | |
|
|
|||
| 5,568,574 Modulator-based photonic chip-to-chip interconnections for dense three-dimensional multichip module integration | 133 | 1995 | |
|
|
|||
| 6,745,275 Feedback system for accomodating different memory module loading | 120 | 2001 | |
|
|
|||
| 6,144,587 Semiconductor memory device | 125 | 1999 | |
|
|
|||
| 6,821,029 High speed serial I/O technology using an optical link | 123 | 2002 | |
|
|
|||
| 2004/0236,885 Arrangement and method for system of locally deployed module units, and contact unit for connection of such a module unit | 97 | 2003 | |
|
|
|||
| 6,811,320 System for connecting a fiber optic cable to an electronic device | 119 | 2002 | |
| 2006/0200,598 System and method for optimizing interconnections of components in a multichip memory module | 32 | 2006 | |
Patent Citation Ranking
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 3.5 Year Payment | $1600.00 | $800.00 | $400.00 | May 16, 2014 |
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | May 16, 2018 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | May 16, 2022 |
| Fee | Large entity fee | small entity fee | micro entity fee |
|---|---|---|---|
| Surcharge - 3.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
| Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |