Integrated circuit and method of manufacturing the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7851867
SERIAL NO

11562126

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit includes: a semiconductor substrate that has a well region containing a first conductivity type impurity; and an enhancement type MOS transistor and a plurality of depletion type MOS transistors, each of which is formed in the well region and has a channel region under a gate electrode. At least one of the depletion type MOS transistors has, in the channel region, an implantation region into which a second conductivity type impurity is implanted so that a threshold voltage is adjusted. The implantation region has the first conductivity type impurity and the second conductivity type impurity. Further, the second conductivity type impurity has a concentration that is higher than a concentration of the first conductivity type impurity.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PANASONIC SEMICONDUCTOR SOLUTIONS CO LTD1 KOTARI-YAKEMACHI NAGAOKAKYO-SHI KYOTO 617-8520

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kanazaki, Emi Toyama, JP 4 14
Mimuro, Kenichi Toyama, JP 1 1
Seto, Chinatsu Toyama, JP 1 3
Uchida, Mikiya Kyoto, JP 22 183

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation