Package for a power semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7875962
APP PUB NO 20090096072A1
SERIAL NO

11974553

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A package for a semiconductor die includes a die attach pad that provides an attachment surface area for the semiconductor die, and tie bars connected to the die attach pad. The die attach pad is disposed in a first general plane and the tie bars are disposed in a second general plane offset with respect to the first general plane. A molding compound encapsulates the semiconductor die in a form having first, second, third and fourth lateral sides, a top and a bottom. The tie bars are exposed substantially coincident with at least one of the lateral sides. The form includes a discontinuity that extends along the at least one of the lateral sides, the discontinuity increasing a creepage distance measured from the tie bars to the bottom of the package.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
POWER INTEGRATIONS INC5245 HELLYER AVENUE SAN JOSE CA 95138

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bäurle, Stefan San Jose, US 52 411
Balakrishnan, Balu Saratoga, US 210 5280
Hawthorne, Brad L Saratoga, US 6 40

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation