System and method for use of on-chip non-volatile memory write cache
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Feb 1, 2011
Issued Date -
N/A
app pub date -
Dec 21, 2004
filing date -
Dec 21, 2004
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method of programming a non-volatile memory array using an on-chip write cache is disclosed. Individual data packets received by the memory system are stored in cache memory. More than one data packet may be stored in this way and then programmed to a single page of the non-volatile array. This results in more efficient use of storage space in the non-volatile array.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully