High density interconnect system having rapid fabrication cycle

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7884634
APP PUB NO 20090153165A1
SERIAL NO

12354520

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An improved interconnection system and method is described, such as for connectors, socket assemblies and/or probe card systems. An exemplary system comprises a probe card interface assembly (PCIA) for establishing electrical connections to a semiconductor wafer mounted in a prober. The PCIA comprises a motherboard parallel to the semiconductor wafer having an upper surface and an opposing lower planar mounting surface, a reference plane defined by a least three points located between the lower surface of the motherboard and the wafer, at least one component located below the motherboard mounting surface, and a mechanism for adjusting the planarity of the reference plane with respect to the wafer. A probe chip having a plurality of spring probes extending there from is mountable and demountable from the PCIA, without the need for further planarity adjustment. The interconnection structures and methods preferably provide improved fabrication cycles.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • ADVANTEST (SINGAPORE) PTE. LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chong, Fu Chiung Saratoga, US 32 1414
Kao, Andrew Fremont, US 5 128
Litza, Anna Cupertino, US 6 166
McKay, Douglas San Jose, US 3 69
Modlin, Douglas Palo Alto, US 8 305
Mok, Sammy Cupertino, US 27 1312
Parekh, Nitin Los Altos, US 11 379
Shan, Zhaohui Spring, US 4 69
Swiatowiec, Frank John San Jose, US 5 264

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation