Method of manufacturing a semiconductor device with a peeling prevention layer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7906430
APP PUB NO 20080254618A1
SERIAL NO

12109800

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A peeling prevention layer for preventing an insulation film and a protection layer from peeling is formed in corner portions of a semiconductor device. The peeling prevention layer can increase its peeling prevention effect more when formed in a vacant space of the semiconductor device other than the corner portions, for example, between ball-shaped conductive terminals. In a cross section of the semiconductor device, the peeling prevention layer is formed on the insulation film on the back surface of the semiconductor substrate, and the protection layer formed of a solder resist or the like is formed covering the insulation film and the peeling prevention layer. The peeling prevention layer has a lamination structure of a barrier seed layer and a copper layer formed thereon when formed by an electrolytic plating method.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
DEUTSCHE BANK AG NEW YORK BRANCH AS COLLATERAL AGENT60 WALL STREET NEW YORK NY 10005

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kameyama, Kojiro Ota, JP 17 365
Suzuki, Akira Ota, JP 878 20457
Umemoto, Mitsuo Ora-Gun, JP 40 844

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation