Method of making planar-type bottom electrode for semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7919384
APP PUB NO 20090023264A1
SERIAL NO

12050649

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of making planar-type bottom electrode for semiconductor device is disclosed. A sacrificial layer structure is formed on a substrate. Multiple first trenches are defined in the sacrificial layer structure, wherein those first trenches are arranged in a first direction. The first trenches are filled with insulating material to form an insulating layer in each first trench. Multiple second trenches are defined in the sacrificial layer structure between the insulating layers, and are arranged in a second direction such that the second trenches intersect the first trenches. The second trenches are filled with bottom electrode material to form a bottom electrode layer in each second trench. The insulating layers separate respectively the bottom electrode layers apart from each other. Lastly, removing the sacrificial layer structure defines a receiving space by two adjacent insulating layers and two adjacent bottom electrode layers.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PROMOS TECHNOLOGIES INCA3 3F NO 1 LI HSIN 1ST RD HSINCHU SCIENCE PARK HSINCHU 30078

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Li, Ming-Yen Fongshan, TW 12 300
Tsai, Wen-Li Renwu Township, Kaohsiung County, TW 11 240
Wu, Hsiao-Che Chung-Li, TW 26 329

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation