Reducing multiplexer circuitry associated with a processor
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 19, 2011
Grant Date -
N/A
app pub date -
Jun 11, 2008
filing date -
Jan 2, 2004
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Methods and apparatus are provided for reducing the amount of resources allocated for handling multiplexing in a processor. Characteristics associated with processing blocks are analyzed. Operand restrictions and register groups can be configured to allow the use of more resource efficient multiplexing circuitry in a processor.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully