
US Patent No: 7,937,557
Number of patents in Portfolio can not be more than 2000
System and method for intercommunication between computers in an array
Stats
-
May 3, 2011
Issued date -
Mar 16, 2004
filing date -
10/801,942
serial no -
In Force
status
Importance
Loading Importance Indicators...
Abstract
A computer array (10) has a plurality of computers (12) for accomplishing a larger task that is divided into smaller tasks, each of the smaller tasks being assigned to one or more of the computers (12). Each of the computers (12) may be configured for specific functions and individual input/output circuits (26) associated with exterior computers (12) are specifically adapted for particular input/output functions. An example of 25 computers (12) arranged in the computer array (10) has a centralized computational core (34) with the computers (12) nearer the edge of the die (14) being configured for input and/or output.
Loading the Abstract Image...
First Claim
Related Publications
Loading Related Publications...
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 4,298,932 Serial storage subsystem for a data processor | 32 | 1979 | |
| 4,593,351 High speed machine for the physical design of very large scale integrated circuits | 42 | 1984 | |
| 5,475,856 Dynamic multi-mode parallel processing array | 277 | 1994 | |
| 5,765,015 Slide network for an array processor | 8 | 1995 | |
| 5,717,943 Advanced parallel array processor (APAP) | 130 | 1995 | |
| 6,427,204 Method for just in-time delivery of instructions in a data processing system | 10 | 1999 | |
| 6,502,141 Method and system for approximate, monotonic time synchronization for a multiple node NUMA system | 14 | 1999 | |
| 2001/0022,842 Method, apparatus and storage medium for adjusting the phase of sound from multiple speaker units | 2001 | ||
| 7,131,113 System and method on generating multi-dimensional trace files and visualizing them using multiple Gantt charts | 19 | 2002 | |
| 2004/0215,929 Cross-chip communication mechanism in distributed node topology | 22 | 2003 | |
|
|
|||
| 2007/0192,504 Asynchronous computer communication | 7 | 2006 | |
| 2007/0192,646 Asynchronous power saving computer | 4 | 2006 | |
| 2007/0192,566 Method and apparatus for monitoring inputs to a computer | 3 | 2006 | |
| 2007/0192,570 Execution of instructions directly from input source | 4 | 2006 | |
| 2007/0192,575 Microloop computer instructions | 4 | 2006 | |
| 2007/0226,457 Computer system with increased operating efficiency | 5 | 2007 | |
| 7,528,756 Analog-to-digital converter system with increased sampling frequency | 5 | 2007 | |
| 2008/0270,648 SYSTEM AND METHOD FOR MULTI-PORT READ AND WRITE OPERATIONS | 5 | 2007 | |
| 2008/0270,751 SYSTEM AND METHOD FOR PROCESSING DATA IN A PIPELINE OF COMPUTERS | 3 | 2007 | |
|
|
|||
| 6,023,753 Manifold array processor | 48 | 1997 | |
| 6,173,389 Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor | 89 | 1998 | |
| 7,197,624 Manifold array processor | 6 | 2004 | |
| 2005/0149,693 Methods and apparatus for dual-use coprocessing/debug interface | 11 | 2005 | |
|
|
|||
| 5,029,124 Method and apparatus for providing high speed parallel transfer of bursts of data | 82 | 1988 | |
| 5,485,624 Co-processor monitoring address generated by host processor to obtain DMA parameters in the unused portion of instructions | 31 | 1994 | |
| 6,507,947 Programmatic synthesis of processor element arrays | 134 | 1999 | |
| 2003/0005,168 System and method for auditing system call events with system call wrappers | 24 | 2001 | |
|
|
|||
| 5,386,585 Self-timed data pipeline apparatus using asynchronous stages having toggle flip-flops | 28 | 1993 | |
| 6,219,685 Method to detect IEEE overflow and underflow conditions | 31 | 1998 | |
| 6,460,128 Mesh network with method and apparatus for interleaved binary exchange | 21 | 2001 | |
| 7,162,573 Communication registers for processing elements | 8 | 2003 | |
|
|
|||
| 4,961,167 Substrate bias generator in a dynamic random access memory with auto/self refresh functions and a method of generating a substrate bias therein | 42 | 1989 | |
| 5,551,045 Microprocessor with reset execution from an arbitrary address | 8 | 1994 | |
| 5,740,463 Information processing system and method of computation performed with an information processing system | 31 | 1995 | |
| 6,233,670 Superscalar processor with direct result bypass between execution units having comparators in execution units for comparing operand and result addresses and activating result bypassing | 13 | 1997 | |
|
|
|||
| 5,752,259 Instruction cache configured to provide instructions to a microprocessor having a clock cycle time less than a cache access time of said instruction cache | 31 | 1996 | |
| 6,003,128 Number of pipeline stages and loop length related counter differential based end-loop prediction | 22 | 1997 | |
| 6,112,296 Floating point stack manipulation using a register map and speculative top of stack values | 17 | 1997 | |
|
|
|||
| 6,560,716 System for measuring delay of digital signal using clock generator and delay unit wherein a set of digital elements of clock generator identical to a set of digital elements of delay unit | 36 | 1999 | |
| 6,647,027 Method and apparatus for multi-channel data delay equalization | 25 | 1999 | |
| 6,845,412 Method and system for a host processor to broadcast data to instruction or data memories of several processors in a multi-processor integrated circuit | 14 | 2001 | |
|
|
|||
| 5,375,238 Nesting management mechanism for use in loop control system | 20 | 1991 | |
| 2003/0009,502 Complex vector operation processor with pipeline processing function and system using the same | 10 | 2002 | |
| 2005/0223,204 Data processing apparatus adopting pipeline processing system and data processing method used in the same | 6 | 2005 | |
|
|
|||
| 6,092,183 Data processor for processing a complex instruction by dividing it into executing units | 8 | 1995 | |
| 5,657,485 Program control operation to execute a loop processing not immediately following a loop instruction | 11 | 1995 | |
| 2004/0107,332 Array-type processor | 8 | 2003 | |
|
|
|||
| 6,223,282 Circuit for controlling execution of loop in digital signal processing chip | 18 | 1998 | |
| 7,028,163 Apparatus for controlling multi-word stack operations using a multi-bank stack in digital data processors | 5 | 1999 | |
| 2006/0149,925 High-performance superscalar-based computer system with out-of-order instruction execution and concurrent results distribution | 18 | 2005 | |
|
|
|||
| 4,742,511 Method and apparatus for routing packets in a multinode computer interconnect network | 75 | 1985 | |
| 5,390,304 Method and apparatus for processing block instructions in a data processor | 39 | 1990 | |
| 5,826,101 Data processing device having split-mode DMA channel | 22 | 1993 | |
|
|
|||
| 5,784,602 Method and apparatus for digital signal processing for integrated circuit architecture | 34 | 1996 | |
| 2005/0257,037 Controlling execution of a block of program instructions within a computer processing system | 7 | 2005 | |
|
|
|||
| 6,236,645 Apparatus for, and method of, reducing noise in a communications system | 47 | 1998 | |
| 6,937,538 Asynchronously resettable decoder for a semiconductor memory | 10 | 2001 | |
|
|
|||
| 4,821,231 Method and apparatus for selectively evaluating an effective address for a coprocessor | 10 | 1987 | |
| 5,359,568 FIFO memory system | 17 | 1993 | |
|
|
|||
| 4,739,474 Geometric-arithmetic parallel processor | 157 | 1983 | |
| 6,085,304 Interface for processing element array | 8 | 1997 | |
|
|
|||
| 5,535,417 On-chip DMA controller with host computer interface employing boot sequencing and address generation schemes | 33 | 1993 | |
| 5,727,194 Repeat-bit based, compact system and method for implementing zero-overhead loops | 38 | 1995 | |
|
|
|||
| 6,898,721 Clock generation systems and methods | 28 | 2001 | |
| 2006/0059,377 Low power clocking systems and methods | 9 | 2005 | |
|
|
|||
| 6,826,674 Program product and data processor | 18 | 2001 | |
| 7,380,100 Data processing system and control method utilizing a plurality of date transfer means | 8 | 2002 | |
|
|
|||
| 5,159,338 Sampling frequency conversion apparatus | 17 | 1991 | |
| 6,404,274 Internal voltage generating circuit capable of generating variable multi-level voltages | 49 | 1999 | |
|
|
|||
| 6,307,425 Clocking scheme and charge transfer switch for increasing the efficiency of a charge pump or other circuit | 26 | 2000 | |
| 7,386,689 Method and apparatus for connecting a massively parallel processor array to a memory array in a bit serial manner | 5 | 2005 | |
|
|
|||
| 6,782,468 Shared memory type vector processing system, including a bus for transferring a vector processing instruction, and control method thereof | 17 | 1999 | |
| 7,136,989 Parallel computation processor, parallel computation control method and program thereof | 11 | 2002 | |
|
|
|||
| 5,630,154 Programmable systolic array system arranged in a found arrangement for passing data through programmable number of cells in a time interleaved manner | 44 | 1994 | |
| 5,832,291 Data processor with dynamic and selectable interconnections between processor array, external memory and I/O ports | 26 | 1995 | |
|
|
|||
| 5,737,628 Multiprocessor computer system with interleaved processing element nodes | 46 | 1996 | |
| 7,249,357 Transparent distribution and execution of data in a multiprocessor environment | 23 | 2001 | |
|
|
|||
| 2004/0250,046 Systems and methods for software extensible multi-processing | 56 | 2003 | |
| 2005/0114,565 Systems and methods for selecting input/output configuration in an integrated circuit | 9 | 2004 | |
|
|
|||
| 5,692,197 Method and apparatus for reducing power consumption in a computer network without sacrificing performance | 63 | 1995 | |
| 5,535,393 System for parallel processing that compiles a filed sequence of instructions within an iteration space | 97 | 1995 | |
|
|
|||
| 5,937,202 High-speed, parallel, processor architecture for front-end electronics, based on a single type of ASIC, and method use thereof | 54 | 1996 | |
|
|
|||
| 2005/0237,083 Programmable system on a chip | 42 | 2004 | |
|
|
|||
| 6,449,709 Fast stack save and restore system and method | 38 | 1999 | |
|
|
|||
| 2002/0004,912 System, architecture, and method for logical server and other network devices in a dynamically configurable multi-server network environment | 57 | 2001 | |
|
|
|||
| 4,589,067 Full floating point vector processor with dynamically configurable multifunction pipelined ALU | 82 | 1983 | |
|
|
|||
| 5,911,082 Parallel processing building block chip | 19 | 1997 | |
|
|
|||
| 7,512,728 Inter-chip communication system | 14 | 2004 | |
|
|
|||
| 5,867,330 Reproducing apparatus detecting pilot signals by binary data processing | 7 | 1995 | |
|
|
|||
| 2003/0179,123 ANALOG-TO-DIGITAL CONVERSION USING A COUNTER | 9 | 2002 | |
|
|
|||
| 6,732,253 Loop handling for single instruction multiple datapath processor architectures | 14 | 2000 | |
|
|
|||
| 5,218,682 Two-way handshake circuit and method for communication between processors | 11 | 1991 | |
|
|
|||
| 6,959,372 Processor cluster architecture and associated parallel processing methods | 20 | 2003 | |
|
|
|||
| 6,930,628 Amplitude detection for controlling the decision instant for sampling as a data flow | 8 | 2002 | |
|
|
|||
| 7,157,934 Programmable asynchronous pipeline arrays | 45 | 2004 | |
|
|
|||
| 6,101,598 Methods for debugging a multiprocessor system | 10 | 1997 | |
|
|
|||
| 6,094,030 Resistance and charging monitor within a standby battery bank | 12 | 1999 | |
|
|
|||
| 5,410,723 Wavefront array processor for blocking the issuance of first handshake signal (req) by the presence of second handshake signal (ack) which indicates the readyness of the receiving cell | 100 | 1993 | |
|
|
|||
| 4,942,517 Enhanced input/output architecture for toroidally-connected distributed-memory parallel computers | 80 | 1987 | |
|
|
|||
| 6,507,649 Mechanism and method for distributing ISUP stacks over multiple loosely coupled processors | 38 | 1998 | |
|
|
|||
| 4,215,401 Cellular digital array processor | 66 | 1978 | |
|
|
|||
| 6,966,002 Methods and apparatus for secure distribution of software | 79 | 1999 | |
|
|
|||
| 5,649,198 Mapping calculation units by dividing a calculation model which can be calculated in parallel on an application program | 11 | 1996 | |
|
|
|||
| 6,671,112 Semiconductor integrated circuit device | 14 | 2001 | |
|
|
|||
| 6,404,663 Semiconductor integrated circuit having testing mode for modifying operation timing | 8 | 2001 | |
|
|
|||
| 6,970,895 Programmable delay indexed data path register file for array processing | 7 | 2001 | |
|
|
|||
| 2006/0279,970 Switching power converter controller | 22 | 2006 | |
|
|
|||
| 6,081,215 High speed interlaced analog interface | 48 | 1998 | |
|
|
|||
| 5,396,609 Method of protecting programs and data in a computer against unauthorized access and modification by monitoring address regions | 36 | 1990 | |
|
|
|||
| 6,279,101 Instruction decoder/dispatch | 17 | 1995 | |
|
|
|||
| 5,053,952 Stack-memory-based writable instruction set computer having a single data bus | 8 | 1987 | |
|
|
|||
| 4,868,745 Data processing system and method for the direct and indirect execution of uniformly structured object types | 23 | 1986 | |
|
|
|||
| 5,377,333 Parallel processor system having computing clusters and auxiliary clusters connected with network of partial networks and exchangers | 57 | 1992 | |
|
|
|||
| 5,021,947 Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and data processing | 232 | 1990 | |
|
|
|||
| 6,145,072 Independently non-homogeneously dynamically reconfigurable two dimensional interprocessor communication topology for SIMD multi-processors and apparatus for implementing same | 100 | 1994 | |
|
|
|||
| 2006/0248,360 Multi-server and multi-CPU power management system and method | 20 | 2006 | |
|
|
|||
| 4,215,422 Selectively modifiable phrase storage for a typewriter | 14 | 1978 | |
|
|
|||
| 6,367,005 System and method for synchronizing a register stack engine (RSE) and backing memory image with a processor's execution of instructions during a state saving context switch | 17 | 2000 | |
|
|
|||
| 7,084,793 Method and device for estimating time errors in time interleaved A/D converter system | 20 | 2005 | |
|
|
|||
| 6,665,793 Method and apparatus for managing access to out-of-frame Registers | 17 | 1999 | |
|
|
|||
| 6,725,361 Method and apparatus for emulating a floating point stack in a translation process | 15 | 2000 | |
|
|
|||
| 6,148,392 Low power implementation of an asynchronous stock having a constant response time | 6 | 1998 | |
|
|
|||
| 2005/0034,029 Remote anomaly diagnosis and reconfiguration of an automatic data collection device platform over a telecommunications network | 21 | 2004 | |
|
|
|||
| 5,319,757 FORTH specific language microprocessor | 14 | 1991 | |
|
|
|||
| 6,636,122 Analog frequency locked loop with digital oversampling feedback control and filter | 9 | 2001 | |
|
|
|||
| 4,984,151 Flexible, next-address generation microprogram sequencer | 36 | 1988 | |
|
|
|||
| 5,893,148 System and method for allocating cache memory storage space | 20 | 1997 | |
|
|
|||
| 6,232,905 Clocking technique for reducing sampling noise in an analog-to-digital converter | 22 | 1999 | |
|
|
|||
| 5,434,989 Cache memory for efficient access with address selectors | 21 | 1994 | |
|
|
|||
| 6,038,655 Microcontroller having register direct and register indirect addressing | 10 | 1997 | |
|
|
|||
| 5,550,489 Secondary clock source for low power, fast response clocking | 29 | 1995 | |
|
|
|||
| 4,789,927 Interleaved pipeline parallel processing architecture | 70 | 1986 | |
|
|
|||
| 2005/0206,648 Pipeline and cache for processing data progressively | 8 | 2004 | |
|
|
|||
| 6,598,148 High performance microprocessor having variable speed system clock | 59 | 1998 | |
|
|
|||
| 4,462,074 Do loop circuit | 31 | 1981 | |
|
|
|||
| 4,943,909 Computational origami | 23 | 1987 | |
|
|
|||
| 5,581,767 Bus structure for multiprocessor system having separated processor section and control/memory section | 182 | 1994 | |
|
|
|||
| 6,154,809 Mathematical morphology processing method | 24 | 1998 | |
|
|
|||
| 6,388,600 Asynchronous superconductor serial multiply-accumulator | 8 | 2000 | |
|
|
|||
| 6,825,843 Method and apparatus for loop and branch instructions in a programmable graphics pipeline | 49 | 2002 | |
|
|
|||
| 7,471,643 Loosely-biased heterogeneous reconfigurable arrays | 4 | 2002 | |
|
|
|||
| 6,657,462 Conditional clock buffer circuit | 6 | 2003 | |
|
|
|||
| 2006/0248,317 Method and device for processing data | 17 | 2003 | |
|
|
|||
| 6,178,525 Trigger sequencing controller | 11 | 1998 | |
|
|
|||
| 6,192,388 Detecting available computers to participate in computationally complex distributed processing problem | 58 | 1996 | |
|
|
|||
| 5,944,814 Parallel processing digital audio processing apparatus | 3 | 1996 | |
|
|
|||
| 7,155,602 Interface for integrating reconfigurable processors into a general purpose computing system | 10 | 2001 | |
|
|
|||
| 6,057,791 Apparatus and method for clocking digital and analog circuits on a common substrate to enhance digital operation and reduce analog sampling error | 24 | 1998 | |
|
|
|||
| 6,381,705 Method and device for reducing current consumption of a microcontroller | 8 | 1999 | |
|
|
|||
| 5,440,749 High performance, low cost microprocessor architecture | 31 | 1989 | |
|
|
|||
| 5,673,423 Method and apparatus for aligning the operation of a plurality of processors | 29 | 1994 | |
|
|
|||
| 5,317,735 System for parallel computation with three phase processing in processor tiers in which new instructions trigger execution and forwarding | 10 | 1991 | |
|
|
|||
| 6,353,880 Four stage pipeline processing for a microcontroller | 10 | 1998 | |
|
|
|||
| 2007/0070,079 PROGRAMMABLE 3D GRAPHICS PIPELINE FOR MULTIMEDIA APPLICATIONS | 7 | 2006 | |
|
|
|||
| 5,706,491 Branch processing unit with a return stack including repair using pointers from different pipe stages | 38 | 1996 | |
|
|
|||
| 4,665,494 Spectrum display device for audio signals | 28 | 1983 | |
|
|
|||
| 6,308,229 System for facilitating interfacing between multiple non-synchronous systems utilizing an asynchronous FIFO that uses asynchronous logic | 29 | 2000 | |
|
|
|||
| 4,591,980 Adaptive self-repairing processor array | 79 | 1984 | |
|
|
|||
| 7,269,805 Testing of an integrated circuit having an embedded processor | 12 | 2004 | |
|
|
|||
| 2003/0023,649 Digital filtering method and device and sound image localizing device | 1 | 2002 | |
|
|
|||
| 7,079,046 Multi-point data acquisition apparatus | 5 | 2003 | |
|
|
|||
| 4,672,331 Signal conditioner for electromagnetic flowmeter | 14 | 1986 | |
| 2003/0035,549 Signal processing system and method | 25 | 2000 | |
| 2006/0218,375 System and method of transferring data between a massive number of processors | 5 | 2006 | |
| 2007/0036,150 Systems and methods for TDM/packet communications using telephony station cards including voltage generators | 9 | 2006 | |
Patent Citation Ranking
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 3.5 Year Payment | $1600.00 | $800.00 | $400.00 | Nov 3, 2014 |
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Nov 3, 2018 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Nov 3, 2022 |
| Fee | Large entity fee | small entity fee | micro entity fee |
|---|---|---|---|
| Surcharge - 3.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
| Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |