Low power synchronous memory command address scheme
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 10, 2011
Issued Date -
N/A
app pub date -
Mar 19, 2008
filing date -
Mar 19, 2008
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method for dynamically enabling address receivers in a synchronous memory array includes: controlling all address receivers to initially be in an off state; generating a command signal and generating an address signal; delaying the address signal so there is a latency between the command signal and the address signal; and selectively turning on an address receiver corresponding to the address signal when the command signal is received by the synchronous memory array.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully