Method and apparatus for providing a tester integrated circuit for testing a semiconductor device under test
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 17, 2011
Grant Date -
Apr 1, 2010
app pub date -
Sep 26, 2008
filing date -
Sep 26, 2008
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Methods and apparatus for providing a tester integrated circuit (IC) for testing a semiconductor device under test (DUT) are described. Examples of the invention can relate to an apparatus for testing a semiconductor device under test (DUT). In some examples, the apparatus can include an integrated circuit (IC) coupled to test probes configured to contact pads on the DUT, the IC including a plurality of dedicated test circuits coupled to programmable logic, the programmable logic responsive to programming data to form a tester for testing the DUT from at least one of the dedicated test circuits.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully